參數(shù)資料
型號(hào): V292BMC
廠商: Electronic Theatre Controls, Inc.
英文描述: HIGH PERFORMANCE BURST DRAM CONTROLLER FOR Am29030/40 PROCESSORS
中文描述: 爆高性能的DRAM控制器的Am29030/40處理器
文件頁(yè)數(shù): 1/14頁(yè)
文件大?。?/td> 108K
代理商: V292BMC
Copyright 1998, V3 Semiconductor Corp.
V3 Semiconductor reserves the right to change the specifications of this product without notice.
V292BMC is trademark of V3 Semiconductor. All other trademarks are the property of their respective owners.
V292BMC Data Sheet Rev 3.2X
1
V292BMC
Rev. D
HIGH PERFORMANCE BURST
DRAM CONTROLLER
FOR Am29030/40 PROCESSORS
Am29030/40
CPU
V292BMC
MEMORY
CONTROL
D
R
A
M
ROM
VxxxEPC
LOCAL TO
PCI BRIDGE
PCI
PERIPHERAL
PCI SLOT or EDGE CONNECTOR
TYPICAL APPLICATION
Pin/Software compatible with earlier V292BMC.
Direct interfaces to Am29030/40 processors.
3.3V DRAM interface support.
Near SRAM performance achieved with DRAM.
Supports up to 512Mb of DRAM.
Interleaved or non-interleaved operation.
Supports symmetric and non-symmetric arrays.
Software-configured operational parameters.
Integrated Page Cache Management.
2Kbyte burst transaction support.
On chip memory address multiplexer/drivers.
Two 24-bit timers, 8-bit bus watch timer.
Up to 40MHz operation.
Low cost 132-pin PQFP package.
The V292BMC Revision D Burst DRAM
Controller is an enhanced version of the previous
V292BMC with improved timing and provides
dedicated Power and Ground rails to support the
increasingly popular 3.3V DRAM modules.
Timing parameters are also improved over the
older versions of the device.
The V292BMC provides the DRAM access
protocols, buffer signals, data multiplexer
signals, and bus timing resources required to
work with DRAM. By using the V2926BMC,
system designers can replace tedious design
work, expensive FPGAs and valuable board
space with a single, high-performance, easily
configured device. The processor interface of the
V292BMC implements the bus protocol of the
Am29030/40. The pin naming convention has
been duplicated on the V292BMC; simply wire
like-named pins together to create the interface.
The V292BMC supports a total DRAM memory
subsystem size of 512Mbytes. The array may be
organized as 1 or 2 leafs of 32-bits each.
Standard memory sizes of 256Kbit to 64Mbit
devices are supported and 8, 16, and 32-bit
accesses are allowed. The V292BMC takes
advantage of Fast Page Mode or EDO DRAMs
and row comparison logic to achieve static RAM
performance using dynamic RAMs. Control
signals required for optional external data path
buffers/latches are also provided by the
V292BMC. The V292BMC provides an 8-bit bus
watch timer to detect and recover from accesses
to unpopulated memory regions.Two 24-bit
counters/timers can supply an external interrupt
signal at a constant frequency relative to the
system clock. The V292BMC is packaged in a
low-cost 132-pin PQFP package and is available
in 25, 33, or 40MHz versions.
This document contains the product codes,
pinouts, package mechanical information, DC
characteristics, and AC characteristics for the
V292BMC. Detailed functional information is
contained in the User’s Manual.
相關(guān)PDF資料
PDF描述
V29C31001B-70P 1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY
V29C31004B 4 MEGABIT 524,288 x 8 BIT 3.3 VOLT CMOS FLASH MEMORY
V29C51000B 512K Bit 5 Volt CMOS Flash Memory(512K位5V CMOS閃速存儲(chǔ)器)
V29C51000T-90P 512K BIT 65,536 x 8 BIT 5 VOLT CMOS FLASH MEMORY
V29C51001B 1 MEGA Bit 5 Volt CMOS Flash Memory(1M位5V CMOS閃速存儲(chǔ)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V292BMC-25LP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller
V292BMC-33LP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH PERFORMANCE BURST DRAM CONTROLLER FOR Am29030/40 PROCESSORS
V292BMC-40LP 制造商:Rochester Electronics LLC 功能描述: 制造商:QuickLogic Corporation 功能描述:
V292PBC-33 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller
V292PBC-33LP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller