- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382726 > UT7C139C55GPX x9 Dual-Port SRAM PDF資料下載
參數(shù)資料
| 型號： | UT7C139C55GPX |
| 英文描述： | x9 Dual-Port SRAM |
| 中文描述： | X9熱賣雙端口SRAM |
| 文件頁數(shù)： | 10/21頁 |
| 文件大小： | 272K |
| 代理商： | UT7C139C55GPX |
10
Address
CE
R/W
Data in
OE
Data out
t
WC
t
SCE
t
AW
t
PWE
t
HA
t
SA
t
SD
t
HZOE
t
LZOE
DATA
VALID
HIGH
IMPEDANCE
t
HD
Assumptions:
1. The internal write time of memory is defined by the overlap of CE
LOW and R/W LOW. Both signals must be LOW to initiate a write,
and either signal can terminate a write by going HIGH. The data input
set-up and hold timing should be referenced to the rising edge of the
signal that terminates the write.
2. If OE is LOW during a R/W controlled write cycle, the write pulse
width must be the larger of t
PWE
or (t
HZWE
+ t
SD
) to allow the I/O
drivers to turn off and data to be placed on the bus for the required t
SD
.
If OE is HIGH during a R/W controlled write cycle (as in this exam-
ple), this requirement does not apply and the write pulse can be as
short as the specified t
PWE
.
3. R/W must be HIGH during all address transactions.
Figure 4a. Write Cycle 1: OE Three-States Data I/Os (Either Port)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UT7C139C55WCA | SRAM|4KX9|CMOS| RAD HARD|QFL|68PIN|CERAMIC |
| UT7C139C55WCC | SRAM|4KX9|CMOS| RAD HARD|QFL|68PIN|CERAMIC |
| UT7C139C55WCX | SRAM|4KX9|CMOS| RAD HARD|QFL|68PIN|CERAMIC |
| UT7C139C55WPA | x9 Dual-Port SRAM |
| UT7C139C55WPC | x9 Dual-Port SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UT7C139C55WCA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|4KX9|CMOS| RAD HARD|QFL|68PIN|CERAMIC |
| UT7C139C55WCC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|4KX9|CMOS| RAD HARD|QFL|68PIN|CERAMIC |
| UT7C139C55WCX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|4KX9|CMOS| RAD HARD|QFL|68PIN|CERAMIC |
| UT7C139C55WPA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM |
| UT7C139C55WPC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。