參數(shù)資料
型號: UT62257C
英文描述: 4 Mb (512K x 8, 256K x 16) Sector Erase, Flash Memory
中文描述: 異步靜態(tài)RAM高速
文件頁數(shù): 10/12頁
文件大?。?/td> 94K
代理商: UT62257C
UTRON
UT62256C(E)
Rev. 1.0
32K X 8 BIT LOW POWER CMOS SRAM
UTRON TECHNOLOGY INC.
P80071
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882
FAX: 886-3-5777919
7
Notes :
1. WE , CE must be high during all address transitions.
2.A write occurs during the overlap of a low CE , low WE .
3. During a WE controlled write cycle with OE low, tWP must be greater than tWHZ+tDW to allow the drivers to turn off and data to be placed
on the bus.
4.During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CE low transition occurs simultaneously with or after WE low transition, the outputs remain in a high impedance state.
6.tOW and tWHZ are specified with CL = 5pF. Transition is measured 500mV from steady state.
DATA RETENTION CHARACTERISTICS (TA = -20J ~80J )
PARAMETER
SYMBOL
TEST CONDITION
MIN.
TYP.
MAX.
UNIT
Vcc for Data Retention
VDR
CE
VCC-0.2V
2.0
-
5.5
V
Data Retention Current
IDR
Vcc=3V
- L
-
1
50
A
CE
VCC-0.2V
- LL
-
0.5
20
A
Chip Disable to Data
tCDR
See Data Retention
0
-
ns
Retention Time
Waveforms (below)
Recovery Time
tR
tRC*
-
ns
tRC* = Read Cycle Time
DATA RETENTION WAVEFORM
Low Vcc Data Retention Waveform ( CE controlled)
相關(guān)PDF資料
PDF描述
UT69151DXGBC MIL-STD-1553/ARINC Bus Controller/RTU
UT69151DXGCC MIL-STD-1553/ARINC Bus Controller/RTU
UT69151DXGPC Interface IC
UT69151DXGSC MIL-STD-1553/ARINC Bus Controller/RTU
UT69151DXWBC MIL-STD-1553/ARINC Bus Controller/RTU
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UT6264B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8K X 8 BIT LOW POWER CMOS SRAM
UT6264BPC-70 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8K X 8 BIT LOW POWER CMOS SRAM
UT6264BPC-70L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8K X 8 BIT LOW POWER CMOS SRAM
UT6264BPC-70LL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8K X 8 BIT LOW POWER CMOS SRAM
UT6264BSC-35 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8K X 8 BIT LOW POWER CMOS SRAM