參數(shù)資料
型號(hào)： UPSD3253B
廠商： 意法半導(dǎo)體
英文描述： Two and Three Channel Codewheels
中文描述： 閃存可編程系統(tǒng)設(shè)備與8032微控制器內(nèi)核
文件頁數(shù)： 100/175頁
文件大?。?/td> 1731K
代理商： UPSD3253B
UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV
100/175
Table 81. Transceiver DC Characteristics
Note: 1. V
CC
= 5V ± 10%; V
SS
= 0V; T
A
= 0 to 70°C.
2. Level guaranteed for range of V
CC
= 4.5V to 5.5V.
3. With RPU, external idle resistor, 7.5
κ
±2%, D- to V
CC
.
Table 82. Transceiver AC Characteristics
Note: 1. V
CC
= 5V ± 10%; V
SS
= 0V; T
A
= 0 to 70°C.
2. Level guaranteed for range of V
CC
= 4.5V to 5.5V.
3. With RPU, external idle resistor, 7.5
κ
±2%, D- to V
CC
.
4. C
L
of 50pF(75ns) to 350pF (300ns).
5. Measured at crossover point of differential data signals.
6. USB specification indicates 330ns.
Symb
Parameter
Test Conditions
(1)
Min
Max
Unit
V
OH
Static Output High
15k
± 5% to GND
(2,3)
2.8
3.6
V
V
OL
Static Output Low
Notes 2, 3
—
0.3
V
V
DI
Differential Input Sensitivity
|(D+) - (D-)|, Fig. 47
0.2
—
V
V
CM
Differential Input Common Mode
Fig. 47
0.8
2.5
V
V
SE
Single Ended Receiver Threshold
—
0.8
2.0
V
C
IN
Transceiver Capacitance
—
—
20
pF
I
IO
Data Line (D+, D-) Leakage
0V < (D+,D-) < 3.3
–10
10
μA
R
PU
External Bus Pull-up Resistance, D-
7.5k
± 2% to V
CC
7.35
7.65
k
R
PD
External Bus Pull-down Resistance
15k
± 5%
14.25
15.75
k
Symb
Parameter
Test Conditions
(1)
Min
Max
Unit
tDRATE
Low Speed Data Rate
Ave. bit rate (1.5Mb/s ± 1.5%)
1.4775
1.5225
Mbit/s
tDJR1
Receiver Data Jitter Tolerance
To next transition, Fig. 47
(5)
–75
75
ns
tDJR2
Differential Input Sensitivity
For paired transition, Fig 47
(5)
–45
45
ns
tDEOP
Differential to EOP Transition Skew
Fig. 48
(5)
–40
100
ns
tEOPR1
EOP Width at Receiver
Rejects as EOP
(5,6)
165
—
ns
tEOPR2
EOP Width at Receiver
Accepts as EOP
(5)
675
—
ns
tEOPT
Source EOP Width
—
–1.25
1.50
μs
tUDJ1
Differential Driver Jitter
To next transition, Fig. 49
–95
95
ns
tUDJ2
Differential Driver Jitter
To paired transition, Fig. 49
–150
150
ns
tR
USB Data Transition Rise Time
Notes 2, 3, 4
75
300
ns
tF
USB Data Transition Fall Time
Notes 2, 3, 4
75
300
ns
tRFM
Rise/Fall Time Matching
t
R
/ t
F
80
120
%
VCRS
Output Signal Crossover Volt age
—
1.3
2.0
V
相關(guān)PDF資料
PDF描述
UPSD3253BV Flash Programmable System Devices with 8032 Microcontroller Core
uPSD3254B-24T1T Flash Programmable System Devices with 8032 Microcontroller Core
uPSD3254B-40T6T Flash Programmable System Devices with 8032 Microcontroller Core
uPSD3254B-40U1T Flash Programmable System Devices with 8032 Microcontroller Core
uPSD3254B-40U6T Flash Programmable System Devices with 8032 Microcontroller Core
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPSD3253B-24T1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3253B-24T1T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3253B-24T6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3253B-24T6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3253B-24U1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*