![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD78F9418AGC-8BT-A_datasheet_99866/UPD78F9418AGC-8BT-A_21.png)
User’s Manual U13952EJ3V1UD
19
LIST OF FIGURES (4/5)
Figure No.
Title
Page
14-12
Two-Time-Slice LCD Display Pattern and Electrode Connections .............................................................218
14-13
Example of Connecting Two-Time-Slice LCD Panel ..................................................................................219
14-14
Two-Time-Slice LCD Drive Waveform Examples (1/2 Bias Method) ..........................................................220
14-15
Three-Time-Slice LCD Display Pattern and Electrode Connections...........................................................221
14-16
Example of Connecting Three-Time-Slice LCD Panel................................................................................222
14-17
Three-Time-Slice LCD Drive Waveform Examples (1/2 Bias Method) .......................................................223
14-18
Three-Time-Slice LCD Drive Waveform Examples (1/3 Bias Method) .......................................................224
14-19
Four-Time-Slice LCD Display Pattern and Electrode Connections.............................................................225
14-20
Example of Connecting Four-Time-Slice LCD Panel..................................................................................226
14-21
Four-Time-Slice LCD Drive Waveform Examples (1/3 Bias Method) .........................................................227
15-1
Basic Configuration of Interrupt Function ...................................................................................................230
15-2
Format of Interrupt Request Flag Register .................................................................................................232
15-3
Format of Interrupt Mask Flag Register......................................................................................................233
15-4
Format of External Interrupt Mode Register 0 ............................................................................................234
15-5
Format of External Interrupt Mode Register 1 ............................................................................................235
15-6
Configuration of Program Status Word.......................................................................................................236
15-7
Format of Key Return Mode Register 00....................................................................................................237
15-8
Block Diagram of Falling Edge Detector.....................................................................................................237
15-9
Flowchart of Non-Maskable Interrupt Request Acknowledgment ...............................................................239
15-10
Timing of Non-Maskable Interrupt Request Acknowledgment....................................................................239
15-11
Non-Maskable Interrupt Request Acknowledgment ...................................................................................239
15-12
Interrupt Acknowledgment Program Algorithm ...........................................................................................240
15-13
Interrupt Request Acknowledgment Timing (Example: MOV A, r)..............................................................241
15-14
Interrupt Request Acknowledgment Timing (When Interrupt Request Flag
Is Generated in Final Clock Under Execution)............................................................................................241
15-15
Example of Multiple Interrupt......................................................................................................................242
16-1
Format of Oscillation Stabilization Time Selection Register .......................................................................245
16-2
Releasing HALT Mode by Interrupt ............................................................................................................247
16-3
Releasing HALT Mode by RESET Input.....................................................................................................248
16-4
Releasing STOP Mode by Interrupt............................................................................................................250
16-5
Releasing STOP Mode by RESET Input ....................................................................................................251
17-1
Block Diagram of Reset Function ...............................................................................................................252
17-2
Reset Timing by RESET Input ...................................................................................................................253
17-3
Reset Timing by Overflow in Watchdog Timer ...........................................................................................253
17-4
Reset Timing by RESET Input in STOP Mode ...........................................................................................253
18-1
Environment for Writing Program to Flash Memory....................................................................................257
18-2
Communication Mode Selection Format ....................................................................................................258
18-3
Example of Connection with Dedicated Flash Programmer .......................................................................259
18-4
VPP Pin Connection Example......................................................................................................................261
18-5
Signal Conflict (Serial Interface Input Pin) ..................................................................................................262