
CHAPTER 13 SERIAL ARRAY UNIT
User’s Manual U19678EJ1V1UD
651
(1) Register setting
Figure 13-32. Example of Contents of Registers for Master Reception of 3-Wire Serial I/O
(CSI00
Note, CSI01 Note, CSI10) (1/2)
(a) Serial mode register 0n (SMR0n)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SMR0n
CKS0n
0/1
CCS0n
0
STS0n
0
SIS0n0
0
1
0
MD0n2
0
MD0n1
0
MD0n0
0
Operation clock (fMCK) of channel n
0: Prescaler output clock CK00 set by SPS0 register
1: Prescaler output clock CK01 set by SPS0 register
Interrupt sources of channel n
0: Transfer end interrupt
1: Buffer empty interrupt
(b) Serial communication operation setting register 0n (SCR0n)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SCR0n
TXE0n
0
RXE0n
1
DAP0n
0/1
CKP0n
0/1
0
EOC0n
0
PTC0n1
0
PTC0n0
0
DIR0n
0/1
0
SLC0n1
0
SLC0n0
0
DLS0n2
1
DLS0n1
1
DLS0n0
0/1
Selection of the data and clock
phase (For details about the
setting, see 13.3 Registers
Controlling Serial Array Unit.)
Selection of data transfer sequence
0: Inputs/outputs data with MSB first
1: Inputs/outputs data with LSB first.
Setting of data length
0: 7-bit data length
1: 8-bit data length
(c) Serial data register 0n (SDR0n) (lower 8 bits: SIOp)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SDR0n
Baud rate setting
(Operation clock (fMCK) division setting)
0
Receive data
(Write FFH as dummy data.)
(d) Serial output register 0 (SO0) … Sets only the bits of the target channel.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SO0
0
1
CKO02
0/1
CKO01
0/1
Note
CKO00
0/1
Note
0
1
SO02
×
SO01
× Note
SO00
×
Communication starts when these bits are 1 if the clock
phase is forward (the CKP0n bit of the SCR0n register =
0). If the clock phase is reversed (CKP0n bit = 1),
communication starts when these bits are 0.
Note
CSI00 and CSI01 are only available in the 44-pin and 48-pin products of the 78K0R/IC3 and in the
78K0R/ID3 and 78K0R/IE3.
Remark
n: Channel number (n = 0 to 2) (n = 2 (78K0R/IB3 and 38-pin products of 78K0R/IC3), n = 0 to 2
(44-pin and 48-pin products of 78K0R/IC3, 78K0R/ID3, and 78K0R/IE3))
p: CSI number (p = 00, 01, 10) (p = 10 (78K0R/IB3 and 38-pin products of 78K0R/IC3), p = 00, 01,
10 (44-pin and 48-pin products of 78K0R/IC3, 78K0R/ID3, and 78K0R/IE3))
: Setting is fixed in the CSI master reception mode,
: Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user
SIOp