- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379507 > UPD784037YGK (NEC Corp.) TRANS PREBIASED DUAL NPN SOT363 PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD784037YGK |
| 廠商： | NEC Corp. |
| 英文描述： | TRANS PREBIASED DUAL NPN SOT363 |
| 中文描述： | 16-/8-bit的單晶片微控制器 |
| 文件頁(yè)數(shù)： | 54/94頁(yè) |
| 文件大小： | 503K |
| 代理商： | UPD784037YGK |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)當(dāng)前第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)
μ
PD784035Y, 784036Y, 784037Y, 784038Y
54
9.3
Programmable Wait
The memory space can be divided into eight spaces and wait states can be independently inserted in each of these
spaces while the RD and WR signals are active. Even when a memory with a different access time is connected,
therefore, the efficiency of the entire system does not drop.
In addition, an address wait function that extends the active period of the ASTB signal is also provided so as to
have a sufficient address decode time (this function can be set to the entire space).
9.4
Pseudo Static RAM Refresh Function
The following refresh operations can be performed:
Pulse refresh: A bus cycle that outputs a refresh pulse to the REFRQ pin at a fixed cycle is inserted. The memory
spaces is divided into eight spaces, and a refresh pulse can be output from the REFRQ pin while a specified
memory space is accessed. Therefore, the normal memory access is not kept to wait by the refresh cycle.
Power-down self-refresh: The low level is output to the REFRQ pin in the standby mode to retain the contents
of the pseudo static RAM.
9.5
Bus Hold Function
A bus hold function is provided to facilitate connection of a DMA controller. When a bus hold request signal
(HLDRQ) is received from an external bus master, the address bus, address/data bus, and ASTB, RD, and WR pins
go into a high-impedance state when the current bus cycle has been completed. This makes the bus hold acknowledge
(HLDAK) signal active, and releases the bus to the external bus master.
Note that, while the bus hold function is used, the external wait function and pseudo static RAM refresh function
cannot be used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD784038YGC | RECT BRIDGE GPP 800V 1.5A KBP |
| UPD784218YGC | Cable; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No |
| UPD784218GC | Connector assemblies, Network cables; |
| UPD784218GF | 16-/8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD784218Y | 16-/8-BIT SINGLE-CHIP MICROCONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD784038GC-392-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784038GC-410-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784218AGC-382-8EU-NRE-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784218AGC-382-8EU-SES-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784935AGF-113-3BA | 制造商:NEC Electronics Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。