參數(shù)資料
型號: UPD72042
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設備BusTM(IEBusTM)協(xié)議控制
文件頁數(shù): 35/92頁
文件大?。?/td> 373K
代理商: UPD72042
μ
PD72042
35
Data Sheet S14870EJ1V0DS00
SAR1
SAR2
Address
: 0100B (4H) (SAR1)
0101B (5H) (SAR2)
: Write
When reset : Undefined (the pre-
vious data is held)
Read/write
Slave address register
The SAR1 and SAR2 registers are used to set the address of a remote station (slave address) in master
communication.
Set SAR1 and SAR2 while the value of MARQ of the FLG register is 0 (while master communication is not
requested).
b7
Slave address (low-order 4 bits)
b4
b3
b0
SAR1
b7
b0
Slave address (high-order 8 bits)
SAR2
0
0
0
0
相關PDF資料
PDF描述
UPD72042GT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
相關代理商/技術參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標準包裝:90 系列:- 應用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應商設備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC