- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378742 > UPD65969 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] PDF資料下載
參數(shù)資料
| 型號： | UPD65969 |
| 英文描述： | CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| 中文描述： | CMOS門陣列Array.Embedded的包版本2.0 |設(shè)計(jì)手冊[05/2003] |
| 文件頁數(shù)： | 45/64頁 |
| 文件大?。?/td> | 399K |
| 代理商： | UPD65969 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
45
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
MOV T, @R0
<1> Instruction code
<2> Cycle count
<3> Function
Transfers the program memory contents to the timer register T (t
9
to t
0
) specified with the control register
P13 and the register pair R
10
-R
00
.
The program memory, which consists of 10 bits, is placed in the following state after the transfer to the
register.
:
0 0 1 1 1 1 1 1 1 1
: 1
: (T)
←
((P13), (R0))
t
9
t
8
t
7
t
6
t
5
t
4
t
3
t
2
t
1
t
0
T1
T0
t
1
t
0
t
9
t
8
t
7
t
6
t
5
t
4
t
3
t
2
@R
0
→
Program memory
Timer
T
The high-order 2 bits of the program memory address are specified with the control register (P13).
Caution When setting a timer value in the program memory, ensure to use the DT directive.
9.10 Others
HALT #data4
<1> Instruction code
:
0 0 0 1 0 1 0 0 0 1
:
0 0 0 0 0 0 d
3
d
2
d
1
d
0
: 1
: Sandby mode
<2> Cycle count
<3> Function
Places the CPU in standby mode.
The condition for having the standby mode (HALT/STOP mode) canceled is specified with the immediate
data.
STTS R0n
<1> Instruction code :
0 0 0 1 1 0 R
3
R
2
R
1
R
0
<2> Cycle count
<3> Function
: 1
: if statuses match
else
F
←
0
F
←
1
n = 0 to F
Compares the S
0
, S
1
, K
I/O
, K
I
, and TIMER statuses with the register R
0n
contents. If at least one of the
statuses coincides with the bits that have been set, the status flag F is set (to 1).
If none of them coincide, the status flag F is cleared (to 0).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD65970 | CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65971 | CMOS-9HD Family Ver.6.0 Design Manual | Design Manual[07/2001] |
| UPD65977S1-XXX-B6 | FPGA |
| UPD64AMC | 4-BIT SINGLE-CHIP MICROCONTROLLER FOR INFRARED REMOTE CONTROL TRANSMISSION |
| UPD65 | 4-BIT SINGLE-CHIP MICROCONTROLLER FOR INFRARED REMOTE CONTROL TRANSMISSION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD65970 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65971 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-9HD Family Ver.6.0 Design Manual | Design Manual[07/2001] |
| UPD65977S1-XXX-B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA |
| UPD65MC | 制造商:NEC 制造商全稱:NEC 功能描述:4-BIT SINGLE-CHIP MICROCONTROLLER FOR INFRARED REMOTE CONTROL TRANSMISSION |
| UPD65MC-XXX-5A4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|4-BIT|CMOS|SSOP|20PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。