- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378742 > UPD65944 CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] PDF資料下載
參數(shù)資料
| 型號： | UPD65944 |
| 英文描述： | CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| 中文描述： | CMOS的9HD Family.EA - 9HD家庭座圖書館Ver.6.0 |座圖書館[12/2000] |
| 文件頁數(shù)： | 28/64頁 |
| 文件大小： | 399K |
| 代理商： | UPD65944 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
28
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
7.1 Functions of POC Circuit
The POC circuit has the following functions:
Generates an internal reset signal when V
DD
≤
V
POC
.
Cancels an internal reset signal when V
DD
> V
POC
.
Here, V
DD
: power supply voltage, V
POC
: POC-detected voltage.
Notes 1.
In reality, there is the oscillation stabilization wait time until the circuit is switched to OPERATING
mode. The oscillation stabilization wait time is about 252/f
X
to 700/f
X
(when about 70 to 190
μ
s; f
X
= 3.64 MHz).
2.
For the POC circuit to generate an internal reset signal when the power supply voltage has fallen,
it is necessary for the power supply voltage to be kept less than the V
POC
for the period of 1 ms or
more. Therefore, in reality, there is the time lag of up to 1 ms until the reset takes effect.
3.
The POC-detected voltage (V
POC
) varies between approximately 1.7 to 2.0 V; thus, the resetting may
be canceled at a power supply voltage smaller than the assured range (V
DD
= 2.0 to 3.6 V). However,
as long as the conditions for operating the POC circuit are met, the actual lowest operating power
supply voltage becomes lower than the POC-detected voltage. Therefore, there is no malfunction
occurring due to the shortage of power supply voltage. However, malfunction for such reasons as
the clock not oscillating due to low power supply voltage may occur (refer to
Cautions 3
. in
7. POC
CIRCUIT
).
7.2 Oscillation Check at Low Supply Voltage
A reliable resetting operation can be expected of the POC circuit if it satisfies the condition that the clock can
oscillate even at low power supply voltage (the oscillation start voltage of the resonator being even lower than the
POC-detected voltage). Whether this condition is being met or not can be checked by measuring the oscillation
status on a product which actually contains a POC circuit, as follows.
<1> Connect a storage oscilloscope to the X
OUT
pin so that the oscillation status can be measured.
<2> Connect a power supply whose output voltage can be varied and then gradually raise the power supply
voltage V
DD
from 0 V (making sure to avoid V
DD
> 3.6V).
At first (during V
DD
< approx. 1.7 V), the X
OUT
pin is 0 V regardless of the V
DD
. However, at the point that V
DD
reaches the POC-detected voltage (V
POC
= 1.85 V (TYP.)), the voltage of the X
OUT
pin jumps to about 0.5 V
DD
.
Maintain this power supply voltage for a while to measure the waveform of the X
OUT
pin. If, by any chance, the
oscillation start voltage of the resonator is lower than the POC-detected voltage, the growing oscillation of the X
OUT
pin can be confirmed within several ms after the V
DD
has reached the V
POC
.
V
DD
3.6 V
2.0 V
V
POC
Approx. 1.7 V
0 V
Internal reset signal
Reset
Operating ambient temperature T
A
= – 40 to + 85
°
C
Clock frequency f
X
= 2.4 to 8 MHz
←
POC-detected voltage V
POC
= 1.85 V (TYP.)
Note 3
→
t
OPERATING mode
↑
Reset
Note 2
↑
Note 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD65945 | CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65946 | CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65948 | CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65964 | CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65966 | CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD65944GJ-039-JEU-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD65945 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65946 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65948 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65948S1-068 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SYSTEM CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。