參數(shù)資料
型號(hào)： UPD65944
英文描述： CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
中文描述： CMOS的9HD Family.EA - 9HD家庭座圖書(shū)館Ver.6.0 |座圖書(shū)館[12/2000]
文件頁(yè)數(shù)： 15/64頁(yè)
文件大?。?/td> 399K
代理商： UPD65944
15
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
3.1 K
I/O
Port (P0)
The K
I/O
port is an 8-bit input/output port for key scan output.
INPUT/OUTPUT mode is set by bit 1 of the P4 register.
If a read instruction is executed, the pin state can be read in INPUT mode, whereas the output latch contents
can be read in OUTPUT mode.
If the write instruction is executed, data can be written to the output latch regardless of INPUT or OUTPUT mode.
When reset, the port is placed in OUTPUT mode; and the value of the output latch (P0) becomes 1111 1111B.
The K
I/O
port contains the pull-down resistor, allowing pull-down in INPUT mode only.
Caution During double pressing of a key, a high-level output and a low-level output may coincide with
each other at the K
I/O
port. To avoid this, the low-level output current of the K
I/O
port is held
low. Therefore, be careful when using the K
I/O
port for purposes other than key scan output.
The K
I/O
port is so designed that, even when connected directly to V
DD
within the normal supply
voltage range (V
DD
= 2.0 to 3.6 V), no problem may occur.
Table 3-2. K
I/O
Port (P0)
Bit
b
7
b
6
b
5
b
4
b
3
b
2
b
1
b
0
Name
K
I/O7
K
I/O6
K
I/O5
K
I/O4
K
I/O3
K
I/O2
K
I/O1
K
I/O0
b
0
-b
7
: In reading : In INPUT mode, the K
I/O
pin’s state is read.
In OUTPUT mode, the K
I/O
pin’s output latch contents are read.
In writing
: Data is written to the K
I/O
pin’s output latch regardless of INPUT or OUTPUT mode.
相關(guān)PDF資料
PDF描述
UPD65945 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65946 CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
UPD65948 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65964 CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
UPD65966 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD65944GJ-039-JEU-A 制造商:Renesas Electronics Corporation 功能描述:
UPD65945 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65946 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
UPD65948 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65948S1-068 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SYSTEM CONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*