參數(shù)資料
型號(hào)： UPD65893
英文描述： CMOS-N5 Family Design Manual Ver.6.0 | Design Manual[02/2002]
中文描述： CMOS的設(shè)計(jì)手冊(cè)北5家庭Ver.6.0 |設(shè)計(jì)手冊(cè)[02/2002]
文件頁(yè)數(shù)： 57/64頁(yè)
文件大?。?/td> 399K
代理商： UPD65893
57
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
Item
μ
PD62
μ
PD62A
μ
PD64
μ
PD64A
μ
PD65
ROM capacity
RAM capacity
Stack
Key matrix
Key extended input
Clock frequency
512
×
10 bits
32
×
4 bits
1 level (multiplexed with RF of RAM)
8
×
6 = 48 keys
S
0
, S
1
Ceramic oscillation Ceramic oscillation Ceramic oscillation Ceramic oscillation
f
X
= 2.4 to 8 MHz f
X
= 2.4 to 8 MHz f
X
= 2.4 to 8 MHz
f
X
= 2.4 to 4 MHz
(with POC circuit)
f
X
/64, f
X
/128
Writing count value
f
X
/8, f
X
/64, f
X
/96 (timer clock: f
X
/64)
f
X
/16, f
X
/128, f
X
/192 (timer clock: f
X
/128)
No carrier
Synchronized with timer
16
μ
s (f
X
= 4 MHz)
n = 1 to F
RESET input, POC
HALT mode for timer only.
STOP mode for only releasing K
I
(K
I/O
high-level output or K
I/O0
high-level output)
512
×
10 bits
1002
×
10 bits
1002
×
10 bits
2026
×
10 bits
8
×
7 = 56 keys
S
0
, S
1
, S
2
f
X
= 2.4 to 8 MHz
f
X
= 2.4 to 4 MHz
(with POC circuit)
Timer
Clock
Count start
Frequency
Carrier
Output start
Instruction execution time
“MOV Rn, @R0” instruction
Standby mode
Reset
POC
Release
condition
(HALT
instruction)
Relation between HALT
instruction execution and
status flag (F)
POC circuit
HALT instruction not executed when F = 1
Mask option
Low level output to RESET pin on detection
Provided
Generates internal reset signal on
detection
V
POC
= 1.85 V (TYP.)
POC detection
V
POC
= 1.6 V (TYP.)
voltage
POC circuit only
V
DD
=1.8 to 3.6 V V
DD
= 2.0 to 3.6 V
V
DD
=2.2 to 3.6 V
(with POC circuit)
Operating temperature
T
A
=–40 to +85
°
C T
A
=–40 to +85
°
C T
A
=–40 to +85
°
C T
A
= –40 to +85
°
C
T
A
=–20 to +70
°
C
(with POC circuit)
Package
20-pin plastic SSOP
V
POC
= 1.85 V (TYP.) V
POC
= 1.6 V (TYP.)
Mask option
Supply voltage
None
V
DD
= 2.0 to 3.6 V
V
DD
=1.8 to 3.6 V
V
DD
=2.2 to 3.6 V
(with POC circuit)
T
A
=–20 to +70
°
C
(with POC circuit)
20-pin plastic
SOP
20-pin plastic
SSOP
20-pin plastic SSOP
One-time PROM model
μ
PD6P4B
μ
PD6P5
Note
Note
Under development
APPENDIX B. FUNCTIONAL COMPARISON BETWEEN
μ
PD64A, 65 AND OTHER PRODUCTS
相關(guān)PDF資料
PDF描述
UPD65943 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65944 CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
UPD65945 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65946 CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
UPD65948 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD65907GL-012NMU 制造商:NEC Electronics Corporation 功能描述:
UPD65943 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65944 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000]
UPD65944GJ-039-JEU-A 制造商:Renesas Electronics Corporation 功能描述:
UPD65945 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*