參數(shù)資料
型號: UPD65860-QFP160P1.2SQ
英文描述: ASIC
中文描述: 專用集成電路
文件頁數(shù): 55/64頁
文件大?。?/td> 399K
代理商: UPD65860-QFP160P1.2SQ
55
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
15. RECOMMENDED SOLDERING CONDITIONS
Carry out the soldered packaging of this product under the following recommended conditions.
For details of the soldering conditions, refer to information material
Semiconductor Device Mounting
Technology Manual (C10535E)
.
For soldering methods and conditions other than the recommended conditions, please consult one of our NEC
sales representatives.
Table 15-1. Soldering Conditions for Surface-Mount Type
μ
PD64AMC-
×××
-5A4 : 20-pin plastic SSOP (300 mil)
μ
PD65MC-
×××
-5A4
: 20-pin plastic SSOP (300 mil)
Soldering Method
Soldering Condition
Recommended
Condition Symbol
Infrared reflow
Package peak temperature: 235
°
C; time: within 30 secs. max. (210
°
C or higher);
count: no more than three times
IR35-00-3
VPS
Package peak temperature: 215
°
C; time: 40 secs. max. (200
°
C or higher); count:
no more than three times
VP15-00-3
Wave soldering
Solder bath temperature: 260
°
C max.; time: 10 secs. max.; count: once;
Preliminary heat temperature: 120
°
C max. (Package surface temperature)
Pin temperature: 300
°
C or less ; time: 3 secs or less (for each side of the device)
WS60-00-1
Partial heating
Caution Using more than one soldering method should be avoided (except in the case of partial heating).
相關PDF資料
PDF描述
UPD65861-QFP120P1.2SQ ASIC
UPD65891 CMOS-N5 Family Pamphlet | Pamphlet[08/2001]
UPD65892 CMOS-N5 Family Block Library Ver.5.0 | Block Library[12/2001]
UPD65893 CMOS-N5 Family Design Manual Ver.6.0 | Design Manual[02/2002]
UPD65943 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
相關代理商/技術參數(shù)
參數(shù)描述
UPD65861-QFP120P1.2SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
UPD65861-QFP160P1.2SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
UPD65862-QFP120P1.2SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
UPD65862-QFP160P1.2SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
UPD65863-QFP120P1.2SQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC