- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378742 > UPD6451AGT-301 On-Screen Display Circuit PDF資料下載
參數(shù)資料
| 型號： | UPD6451AGT-301 |
| 英文描述： | On-Screen Display Circuit |
| 中文描述： | 屏幕顯示電路 |
| 文件頁數(shù)： | 26/68頁 |
| 文件大?。?/td> | 301K |
| 代理商： | UPD6451AGT-301 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
26
μ
PD63, 63A, 64
6. RESET PIN
The system reset takes effect by inputting low level to the RESET pin.
While the RESET pin is at low level, the system clock oscillation circuit is stopped and the X
IN
and X
OUT
pins
are fixed to the GND.
If the RESET pin is raised from low level to high level, it executes the program from the 0 address after counting
246 to 694 of the system clock (f
X
).
Figure 6-1. Reset Operation by RESET Input
The RESET pin outputs low level when the POC circuit (mask option) is in operation.
Caution When connecting a reset IC to the RESET pin, ensure that the IC is of the N-ch open drain output
type.
Table 6-1. Hardware Statuses After Reset
RESET Input in Operation
Resetting by Internal POC Circuit in Operation
Resetting by Other Factors
Note 1
RESET Input During STANDBY Mode
Resetting by the Internal POC Circuit During
STANDBY Mode
Hardware
PC (10 bits)
000H
SP (1 bit)
0B
Data
R0 = DP
000H
memory
R1-RF
Undefined
Previous status retained
Accumulator (A)
Undefined
Status flag (F)
0B
Carry flag (CY)
0B
Timer (10 bits)
000H
Port register
P0
FFH
P1
×
FH
Note 2
03H
26H
Control register P3
P4
Notes 1.
The following resets are available.
Reset when executing the HALT instruction (when the operand value is illegal or does not satisfy
the precondition)
Reset when executing the RLZ instruction (when A = 0)
Reset by stack pointer’s overflow or underflow
2.
Refers to the value by the K
I
pin status.
In order to prevent malfunction, be sure to input a low level to more than one of pins K
I0
to K
I3
when
reset is released (when RESET pin changes from low level to high level, or POC is released due to
supply voltage startup).
Wait
(246 to 694)/f
X
+
α
HALT mode
Oscillation
stopped
OPERATING mode or
STANDBY mode
RESET
0 address start
α
: Oscillation growth time
OPERATING
mode
相關PDF資料 |
PDF描述 |
|---|---|
| UPD6452CS-002 | On-Screen Display Circuit |
| UPD6452GT-102 | On-Screen Display Circuit |
| UPD6453 | UPD6453 Data Sheet | Data Sheet[11/1990] |
| UPD6453CY-001 | On-Screen Display Circuit |
| UPD6453GT-101 | On-Screen Display Circuit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD6452CS-002 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:On-Screen Display Circuit |
| UPD6452GT-102 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:On-Screen Display Circuit |
| UPD6453 | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT CMOS LSI FOR 12 lines X 24 columns CHARACTER DISPLAY ON SCREEN |
| UPD6453CY | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT CMOS LSI FOR 12 lines X 24 columns CHARACTER DISPLAY ON SCREEN |
| UPD6453CY-001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:On-Screen Display Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復。