- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379499 > UPD46128512-E10X (NEC Corp.) 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD46128512-E10X |
| 廠商： | NEC Corp. |
| 英文描述： | 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION |
| 中文描述： | 128兆位CMOS移動(dòng)指明內(nèi)存800萬(wàn)字由16位溫度范圍 |
| 文件頁(yè)數(shù)： | 31/82頁(yè) |
| 文件大?。?/td> | 817K |
| 代理商： | UPD46128512-E10X |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
Preliminary Data Sheet M17507EJ2V0DS
31
μ
PD46128512-X
5.9 /WE Control
Sets the /WE timing in burst write operation and burst write suspend / resume available or not. Setting DQ4 to 0 at the
5th bus cycle sets /WE single clock control, and burst write suspend / resume are not supported. In single clock control,
/WE is available at the 1st clock edge of /ADV = LOW; setting DQ4 to 1 at the 5th bus cycle sets /WE level control, and
burst write suspend / resume are supported. In level control, /WE is sure to transfer LOW to HIGH after latching last
write data in burst write operation.
Refer to
Figure 8-8. Synchronous Burst Write Cycle Timing Chart (/WE level Control), Figure 8-9.
Synchronous Burst Write Cycle Timing Chart (/WE single clock control), Figure 8-11. Synchronous Burst Write
Suspend Timing Chart
.
5.10 Reset to Page Mode
Sets the Reset function from synchronous burst mode to asynchronous page mode. Setting DQ7 to 0 at the 5th bus
cycle sets reset available from synchronous burst mode to asynchronous page mode. Setting DQ7 to 1 at the 5th bus
cycle sets reset unavailable.
5.11 Reserved Bits
Reserved bits must be 1 because reserved bits are used for internal test mode entry. Be sure to set DQ15 to DQ7 to 1
at the 4th and DQ15 to DQ8 and DQ6 and DQ5 at the 5th bus cycles.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD46128512-E11X | 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION |
| UPD46128512-E12X | 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION |
| UPD46128512-E9X | 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION |
| UPD46128512-X | 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION |
| UPD46128512F9-CR2 | 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD4701AC-A | 制造商:Renesas Electronics 功能描述:Cut Tape |
| UPD4702C-A | 制造商:Renesas Electronics 功能描述:Cut Tape |
| UPD4702G-A | 制造商:Renesas Electronics 功能描述:Cut Tape |
| uPD4704C(A) | 制造商:Renesas Electronics 功能描述:Cut Tape |
| UPD4711AGS | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。