參數(shù)資料
型號: UPD4564323
廠商: NEC Corp.
英文描述: 64M-bit Synchronous DRAM 4-bank, LVTTL
中文描述: 6400位同步DRAM 4銀行,LVTTL
文件頁數(shù): 30/84頁
文件大?。?/td> 1048K
代理商: UPD4564323
Data Sheet M14376EJ2V0DS00
30
μ
PD4564323 for Rev.
E
12.2 Precharge Termination
12.2.1 Precharge Termination in READ Cycle
During a read cycle, the burst read operation is terminated by a precharge command.
When the precharge command is issued, the burst read operation is terminated and precharge starts.
The same bank can be activated again after t
RP
from the precharge command.
To issue a precharge command, t
RAS
must be satisfied.
When /CAS latency is 2, the read data will remain valid until one clock after the precharge command.
Read
CLK
T0
T2
T1
T3
T4
T5
T6
T7
Burst length = X, /CAS latency = 2
Q1
DQ
Command
Q2
Q3
Q4
ACT
t
RP
PRE
Hi-Z
(t
RAS
must be satisfied)
When /CAS latency is 3, the read data will remain valid until two clocks after the precharge command.
Read
CLK
T0
T2
T1
T3
T4
T5
T6
T7
Burst length = X, /CAS latency = 3
DQ
Command
Q1
Q2
Q3
ACT
t
RP
PRE
Hi-Z
T8
Q4
(t
RAS
must be satisfied)
相關PDF資料
PDF描述
UPD4564323G5-A10-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A10B-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A60-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A80-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A70-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
相關代理商/技術參數(shù)
參數(shù)描述
UPD4564323G5-A10BL-9HJ 制造商:Renesas Electronics Corporation 功能描述:
UPD45D128442G5C759LG 制造商:NEC 功能描述:*
UPD4701AC-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4702C-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4702G-A 制造商:Renesas Electronics 功能描述:Cut Tape