參數(shù)資料
型號(hào): UPD4564323
廠商: NEC Corp.
英文描述: 64M-bit Synchronous DRAM 4-bank, LVTTL
中文描述: 6400位同步DRAM 4銀行,LVTTL
文件頁(yè)數(shù): 20/84頁(yè)
文件大?。?/td> 1048K
代理商: UPD4564323
Data Sheet M14376EJ2V0DS00
20
μ
PD4564323 for Rev.
E
7. Mode Register
WT = 1
1
2
4
8
R
R
R
R
1
0
0
0
0
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
BA0
JEDEC Standard Test Set (refresh counter test)
BL
WT
LTMODE
0
0
1
x
x
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
BA0
Burst Read and Single Write
(for Write Through Cache)
0
1
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
BA0
Use in future
V
V
V
V
V
V
1
V
1
x
x
x
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
BA0
Vender Specific
BL
WT
LTMODE
0
0
0
0
0
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
BA0
Mode Register Set
V = Valid
x = Don’ t care
WT = 0
1
2
4
8
R
R
R
Full page
Bits2-0
000
001
010
011
100
101
110
111
Burst length
Sequential
Interleave
0
1
Wrap type
/CAS latency
R
R
2
3
R
R
R
R
Bits6-4
000
001
010
011
100
101
110
111
Latency
mode
0
BA1
x
BA1
BA1
x
BA1
0
BA1
Remark
R : Reserved
Mode Register Set Timing
CLK
CKE
/CS
/RAS
/CAS
/WE
A0 - A10,
BA0, BA1
Mode Register Set
相關(guān)PDF資料
PDF描述
UPD4564323G5-A10-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A10B-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A60-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A80-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A70-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD4564323G5-A10BL-9HJ 制造商:Renesas Electronics Corporation 功能描述:
UPD45D128442G5C759LG 制造商:NEC 功能描述:*
UPD4701AC-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4702C-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4702G-A 制造商:Renesas Electronics 功能描述:Cut Tape