參數(shù)資料
型號: UPD44325082F5-E50-EQ2
廠商: NEC Corp.
英文描述: 36M-BIT QDRII SRAM 2-WORD BURST OPERATION
中文描述: 36M條位推出QDRII SRAM的2字爆發(fā)運作
文件頁數(shù): 9/32頁
文件大?。?/td> 357K
代理商: UPD44325082F5-E50-EQ2
9
Preliminary Data Sheet
M16783EJ1V0DS
μ
PD44325082, 44325092, 44325182, 44325362
[
μ
PD44325362]
/W
/BW0
/BW1
/BW2
/BW3
/R
K
/K
K
/R
/W
K
ADDRESS
19
D0 to D35
Q0 to Q35
MUX
O
R
/K
K
DATA
REGISTRY
& LOGIC
2
MEMORY
ARRAY
19
x 72
W
D
S
A
O
S
O
B
19
ADDRESS
REGISTRY
& LOGIC
W
R
C, /C
OR
K, /K
CQ,
/CQ
36
72
72
72
36
2
Power-on Sequence
The following two timing charts show the recommended power-on sequence, i.e., when starting the clock after
V
DD
/V
DD
Q stable and when starting the clock before V
DD
/V
DD
Q stable.
1. Clock starts after V
DD
/V
DD
Q stable
V
DD
/V
DD
Q
V
DD
/V
DD
Q Stable (<
±
0.1 V DC per 50 ns)
Clock Start
1,024 cycles or more
Stable Clock
Start
Normal Operation
Clock
2. Clock starts before V
DD
/V
DD
Q stable
V
DD
/V
DD
Q
V
DD
/V
DD
Q Stable (<
±
0.1 V DC per 50 ns)
Clock Start
1,024 cycles or more
Stable Clock
30 ns (MIN.)
DLL Reset or DLL Off
Start
Normal Operation
Clock
相關(guān)PDF資料
PDF描述
UPD44325082F5-E40-EQ2 36M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44325182F5-E40-EQ2 36M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44325362F5-E40-EQ2 36M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44325082 36M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44325092F5-E50-EQ2 36M-BIT QDRII SRAM 2-WORD BURST OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44325084BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:IC SRAM QDRII 36MBIT 165BGA
UPD44325092BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 4M x 9-Bit 0.45ns 165-Pin BGA
UPD44325094BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:IC SRAM QDRII 36MBIT 165BGA
UPD44325094BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:IC SRAM QDRII 36MBIT 165BGA
UPD44325182BF5-E33-FQ1-A 制造商:Renesas Electronics Corporation 功能描述: