2000 Mar 29
12
Philips Semiconductors
Preliminary specification
IEC 958 audio DAC
UDA1350ATS
8.6
L3 interface
8.6.1
G
ENERAL
TheUDA1350ATShasanL3 microcontrollerinterfaceand
all the digital sound processing features and various
system settings can be controlled by a microcontroller.
The controllable settings are:
Restoring L3 defaults
Power-on
Selection of filter mode and settings of treble and bass
boost
Volume settings
Selection of soft mute via cosine roll-off and bypass of
auto mute
Selection of de-emphasis (only effective in L3 control
mode).
The readable settings are:
Mute status of interpolator
PLL locked
SPDIF input signal locked
Audio Sample Frequency (ASF)
Valid PCM data detected
Pre-emphasis of the IEC 958 input signal
ACcuracy of the Clock (ACC).
The exchange of data and control information between the
microcontroller and the UDA1350ATS is accomplished
through a serial hardware L3 interface comprising the
following pins:
L3DATA: data line
L3MODE: mode line
L3CLK: clock line.
The exchange of bytes via the L3 interface is LSB first.
The L3 format has two modes of operation:
Address mode
Data transfer mode.
The address mode is used to select a device for a
subsequent data transfer. The address mode is
characterized by L3MODE being LOW and a burst of
8 pulses on L3CLOCK, accompanied by 8 bits (see Fig.5).
The data transfer mode is characterized by L3MODE
being HIGH and is used to transfer one or more bytes
representing a register address, instruction or data.
Basically two types of data transfers can be defined:
Write action: data transfer
to
the device
Read action: data transfer
from
the device.
Remark:
when the device is powered up, at least one
L3CLOCK pulse must be given to the L3 interface to
wake-uptheinterfacebeforestartingsendingtothedevice
(see Fig.5). This is only needed once after the device is
powered up.
8.6.2
D
EVICE ADDRESSING
The device address consists of one byte with:
Data Operating Mode (DOM) bits 0 and 1 representing
the type of data transfer (see Table 5)
Address bits 2 to 7 representing a 6-bit device address.
Table 5
Selection of data transfer
8.6.3
R
EGISTER ADDRESSING
After sending the device address, including DOM bits
indicating whether the information is to be read or written,
one data byte is sent using bit 0 to indicate whether the
information will be read or written and bits 1 to 7 for the
destination register address.
Basically there are three methods for register addressing:
1.
Addressing for write data: bit 0 is logic 0 indicating a
write action to the destination register, followed by
bits 1 to 7 indicating the register address (see Fig.5).
2.
Addressing for prepare read: bit 0 is logic 1 indicating
that data will be read from the register (see Fig.6).
3.
Addressingfordatareadaction:inthiscasethedevice
returns a register address prior to sending data from
that register. When bit 0is logic 0, theregister address
is valid; in case bit 0 is logic 1 the register address is
invalid.
DOM
TRANSFER
BIT 0 BIT 1
0
1
0
1
0
0
1
1
not used
not used
write data or prepare read
read data