- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382720 > UDA1325H (NXP SEMICONDUCTORS) Universal Serial Bus USB CODEC PDF資料下載
參數(shù)資料
| 型號(hào)： | UDA1325H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Universal Serial Bus USB CODEC |
| 中文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP64 |
| 封裝： | PLASTIC, QFP-64 |
| 文件頁數(shù)： | 16/52頁 |
| 文件大小： | 310K |
| 代理商： | UDA1325H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
1999 May 10
16
Philips Semiconductors
Preliminary specification
Universal Serial Bus (USB) CODEC
UDA1325
Table 8
ADAC general control registers
Soft mute control
When the mute (bit 1 of control register 0) is active for the playback channel, the value of the sample is decreased
smoothly to zero following a raised cosine curve. There are 32 coefficients used to step down the value of the data, each
one being used 32 times before stepping to the next. This amounts to a mute transition of 23 ms at f
s
= 44.1 kHz. When
the mute is released, the samples are returned to the full level again following a raised cosine curve with the same
coefficients being used in reversed order.
The mute, on the master channel is synchronized to the sample clock, so that operation always takes place on complete
samples.
REGISTER
BIT
DESCRIPTION
VALUE
COMMENT
Control register 0
0
reset ADAC
0 = not reset
1 = reset
0 = not muted
1 = mutes
0 = asynchronous
1 = synchronous
0 = L -> L, R -> R
1 = L -> R, R -> L
0 = de-emphasis off
1 = de-emphasis on
00 = flat mode
01 = min. mode
10 = min. mode
11 = max. mode
0
00 = I
2
S-bus
01 = 16-bit LSB justified
10 = 18-bit LSB justified
11 = 20-bit LSB justified
01 = fix state 1
10 = fix state 2
11 = fix state 3
0 = adaptive
1 = fixed
00 = lock after 512 samples
01 = lock after 2048 samples
10 = lock after 4096 samples
11 = lock after 16348 samples
1
1
soft mute control
2
synchronous/asynchronous
select 0
3
channel manipulation
4
de-emphasis
6 and 5
audio mode
7
selecting bit
serial I
2
S-bus input format
Control register 1
1 and 0
3 and 2
digital PLL mode
select 00
4
digital PLL lock mode
select 1
6 and 5
digital PLL lock speed
select 00
7
selecting bit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1325PS | Universal Serial Bus USB CODEC |
| UDA1326PS | USB AUDIO-CODEC(通用串行總線音頻編解碼器) |
| UDA1331H | Universal Serial Bus USB Audio Playback Peripheral APP |
| UDA1334BT | Low power audio DAC |
| UDA1334TS | Low power audio DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1325PS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus USB CODEC |
| UDA1328 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multi-channel filter DAC |
| UDA1328T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multi-channel filter DAC |
| UDA1330A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low-cost stereo filter DAC |
| UDA1330ATS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low-cost stereo filter DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。