- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382720 > UDA1320 (NXP Semiconductors N.V.) Low-cost stereo filter DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | UDA1320 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low-cost stereo filter DAC |
| 中文描述： | 低成本立體聲數(shù)模轉(zhuǎn)換器過(guò)濾器 |
| 文件頁(yè)數(shù)： | 10/20頁(yè) |
| 文件大?。?/td> | 102K |
| 代理商： | UDA1320 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
2000 Jan 10
10
Philips Semiconductors
Preliminary specification
Low-cost stereo filter DAC
UDA1320ATS
Table 5
Data transfer of type ‘status’
Table 6
Data transfer of type ‘data’
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REGISTER SELECTED
0
0
SC1
SC0
IF2
IF1
IF0
0
System Clock frequency (1 : 0);
data Input Format (2 : 0)
reserved
1
0
0
0
0
0
0
0
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
REGISTER SELECTED
0
0
1
1
0
1
0
1
VC5
0
0
0
VC4
0
DE1
0
VC3
0
DE0
0
VC2
0
MT
0
VC1
0
0
0
VC0
0
0
1
Volume Control (5 : 0)
reserved
DE-emphasis (1 : 0); MuTe
default setting
9.3
Programming the features
When the data transfer of type ‘STATUS’ is selected, the
features SYSTEM CLOCK FREQUENCY and DATA
INPUT FORMAT can be controlled.
System clock frequency:
a 2-bit value to select the used
external clock frequency.
Table 7
System clock settings
Data input format:
a 3-bit value to select the data format.
Table 8
Data input format settings
When the data transfer of type ‘DATA’ is selected, the
features VOLUME, DE-EMPHASIS and MUTE can be
controlled.
Volume control:
a 6-bit value to program the volume
attenuation (VC5 to VC0), 0 to
∞
dB in steps of 1 dB.
Table 9
Volume settings
De-emphasis:
a 2-bit value to enable the digital
de-emphasis filter.
Table 10
De-emphasis settings
Mute:
a 1-bit value to enable the digital mute.
Table 11
Mute setting
SC1
SC0
FUNCTION
0
0
1
1
0
1
0
1
512f
s
384f
s
256f
s
not used
IF2
IF1
IF0
FUNCTION
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
I
2
S bus
LSB-justified, 16 bits
LSB -justified, 18 bits
LSB-justified, 20 bits
MSB-justified
not used
not used
not used
VC5
VC4
VC3
VC2
VC1
VC0
VOLUME (dB)
0
0
0
0
:
1
1
0
0
0
0
:
1
1
0
0
0
0
:
1
1
0
0
0
0
:
1
1
0
0
1
1
:
0
1
0
1
0
1
:
1
1
0
0
1
2
:
60
∞
DE1
DE0
FUNCTION
0
0
1
1
0
1
0
1
no de-emphasis
de-emphasis, 32 kHz
de-emphasis, 44.1 kHz
de-emphasis, 48 kHz
MT
FUNCTION
0
1
no muting
muting
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1321T | Universal Serial Bus USB Digital-to-Analog Converter DAC |
| UDA1321 | USB-Digital To Analog Converters(通用串行總線-數(shù)模轉(zhuǎn)換器) |
| UDA1324TS | Ultra low-voltage stereo filter DAC |
| UDA1325 | Universal Serial Bus USB CODEC |
| UDA1325H | Universal Serial Bus USB CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1320A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low-cost stereo filter DAC |
| UDA1320ATS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low-cost stereo filter DAC |
| UDA1320ATSN2 | 制造商:NXP Semiconductors 功能描述:1320ATS/N2 |
| UDA1321 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus USB Digital-to-Analog Converter DAC |
| UDA1321H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus USB Digital-to-Analog Converter DAC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。