- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381164 > UD61256DC08 (Electronic Theatre Controls, Inc.) 256K x 1 DRAM PDF資料下載
參數(shù)資料
| 型號： | UD61256DC08 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 256K x 1 DRAM |
| 中文描述： | 256K × 1的DRAM |
| 文件頁數(shù)： | 7/13頁 |
| 文件大小： | 222K |
| 代理商： | UD61256DC08 |
December 12, 1997
UD61256
7
Remarks:
1)
The Input Low Voltage must not
drop below -0.3 V for more than
40 ns.
2)
The current is inversely propor-
tional to the cycle time; the max.
current is measured in the shor-
test cycle time.
3)
For test conditions see test con-
figuration for functional test and
timing diagrams.
4)
V
IHmin
and V
ILmax
are reference
levels for time measurement of
the input signals; transition times
are measured between V
IH
and
V
IL
.
5)
t
v(CAS)
and t
v(RAS)
define the time
at which the data output goes to
High-Z; this time is not related to
any level.
6)
t
RASL-CASLmax
and t
RAS-CA
are
given as reference points only;
they do not represent restrictive
conditions.
7)
The access time is determined
by the three times t
, t
a(CAS)
and t
a(CA)
:
- if t
RASL-CASL
< t
RASL-CASLmax
and
t
RAS-CA
< t
RAS-CAmax
t
a(RAS)
is
valid,
- if t
RASL-CASL
> t
RASL-CASLmax
and
t
su(CA-CAS)
< (t
a(CA)max
- t
a(CAS)max
)
t
a(CA)
is valid,
- if t
RASL-CASL
> t
RASL-CASLmax
and
t
su(CA-CAS)
> (t
a(CA)max
- t
a(CAS)max
)
t
a(CAS)
is valid.
8)
Measured with a load equivalent
to 2 TTL loads.
9)
In a READ cycle either t
h(RAS-R)
or t
h(CAS-R)
must be kept.
10)
t
su(W-CAS)
, t
RAS-W
, t
CAS-W
and t
su(A)
do not represent restrictive para-
meters:
- if t
su(W-CAS)
≥
t
su(W-CAS)min
, the
cycle is a WRITE cycle (CAS-
controlled) and the data output
remains in High-Z throughout the
whole CAS cycle,
- if t
CAS-W
> t
CAS-Wmin
,
t
RAS-W
> t
RAS-Wmin
and t
su(CA-W)RW
> t
su(CA-W)RWmin
, the cycle is a
READ-WRITE cycle and the
content of the cell is available at
the data output,
- if none of these conditions is
satisfied, the condition of the
data output (at access time) is
indeterminate, since a WRITE
cycle (W-controlled) is carried
out.
11)
These parameters refer to CAS
in the WRITE cycle (CAS-con-
trolled) and to W during WRITE
(W-controlled) or to W in the
READ-WRITE cycle, resp.
12)
The values of t
cmin
are used for
indication of the particular cycle
time in which full function is gua-
ranteed in the temperature range
from 0 to 70
°
C. Values below
the one shown above may cause
permanent damage to the com-
ponent.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UD61256JC07 | 256K x 1 DRAM |
| UD61256JC08 | 256K x 1 DRAM |
| UDA | RECTIFIERS ASSEMBLIES |
| UDB | RECTIFIERS ASSEMBLIES |
| UDC | RECTIFIERS ASSEMBLIES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UD61256JC07 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K x 1 DRAM |
| UD61256JC08 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K x 1 DRAM |
| UD61464DC07 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM |
| UD61464DC08 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM |
| UD61466 | 制造商:ZMD 制造商全稱:Zentrum Mikroelektronik Dresden AG 功能描述:64K x 4 DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。