- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381163 > UCN5823 (Allegro MicroSystems, Inc.) BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS PDF資料下載
參數(shù)資料
| 型號(hào)： | UCN5823 |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS |
| 中文描述： | BiMOS II 8位串行輸入，鎖存驅(qū)動(dòng) |
| 文件頁(yè)數(shù)： | 4/8頁(yè) |
| 文件大?。?/td> | 163K |
| 代理商： | UCN5823 |
5821
AND
5822
8-BIT SERIAL-INPUT,
LATCHED DRIVERS
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
TIMING CONDITIONS
(V
DD
= 5.0 V, T
A
= +25
°
C, Logic Levels are V
DD
and Ground)
A.
Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time) .......................................................................
75 ns
Minimum Data Active Time After Clock Pulse
(Data Hold Time) ...........................................................................
75 ns
Minimum Data Pulse Width ..............................................................
150 ns
Minimum Clock Pulse Width ............................................................
150 ns
Minimum Time Between Clock Activation and Strobe.......................
30 ns
Minimum Strobe Pulse Width...........................................................
100 ns
Typical Time Between Strobe Activation and
Output Transition ..........................................................................
1.0
μ
s
B.
C.
D.
E.
F.
G.
TRUTH TABLE
Serial
Data
Input
Shift Register Contents
Serial
Data
Output
Latch Contents
Output Contents
Output
.............. I
8
Enable
Clock
Input I
1
Strobe
Input
I
2
I
3
.............. I
8
I
1
I
2
I
3
I
1
I
2
I
3
.............. I
8
H
H
R
1
R
2
.............. R
7
R
1
R
2
.............. R
7
R
1
R
2
R
3
.............. R
8
X
X
X
R
7
R
7
R
8
X
L
L
X
.............. X
L
R
1
R
2
R
3
.............. R
8
P
1
P
2
P
3
.............. P
8
X
X
X
P
1
P
2
P
3
.............. P
8
P
8
H
L
P
1
P
2
P
3
.............. P
8
H
H
H
.............. H
.............. X
H
L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State
Dwg. No. A-12,627
Serial Data present at the input is
transferred to the shift register on the
logic “0” to logic “1” transition of the
CLOCK input pulse. On succeeding
CLOCK pulses, the registers shift data
information towards the SERIAL DATA
OUTPUT. The SERIAL DATA must
appear at the input prior to the rising edge
of the CLOCK input waveform.
Information present at any register is
transferred to its respective latch when the
STROBE is high (serial-to-parallel con-
version). The latches will continue to
accept new data as long as the STROBE
is held high. Applications where the
latches are bypassed (STROBE tied high)
will require that the ENABLE input be
high during serial data entry.
When the ENABLE input is high, all
of the output buffers are disabled (OFF)
without affecting the information stored
in the latches or shift register. With the
ENABLE input low, the outputs are
controlled by the state of the latches.
A
D
B
C
E
F
CLOCK
DATA IN
STROBE
OUTPUT
ENABLE
OUT
N
G
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UCN5910A | HIGH-VOLTAGE BiMOS III 10-BIT SERIAL-INPUT, LATCHED DRIVERS |
| UCPL204-012D1 | 300KHZ -5V/ADJ INVERTING, NEGATIVE OUTPUT CURRENT MODE PWM REGULATOR |
| UCPL205-100D1(U1) | Adjustable step-down, current-mode PWM DC-DC converters |
| UCPL207-104D1 | 3.3V Step down current mode PWM DC-DC converters |
| UCPL209-112D1 | 1V HIGH EFFICIENCY SYNCHRONOUS STEP UP CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UCN-5823A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Octal Peripheral Driver |
| UCN-5823EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PACKAGE INFORMATION |
| UCN-5825B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.5A DARLINGTON SWITCHES |
| UCN-5826B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.5A DARLINGTON SWITCHES |
| UCN5829 | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:9-BIT SERIAL-INPUT, LATCHED SINK DRIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。