- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381159 > UCC3960P Analog IC PDF資料下載
參數(shù)資料
| 型號： | UCC3960P |
| 英文描述： | Analog IC |
| 中文描述： | 模擬IC |
| 文件頁數(shù)： | 4/6頁 |
| 文件大?。?/td> | 156K |
| 代理商： | UCC3960P |
4
UCC1946
UCC2946
UCC3946
The UCC3946 allows the reset trip voltage to be pro-
grammed with two external resistors. In most applica-
tions VDD is monitored by the reset circuit, however, the
design allows voltages other than VDD to be monitored.
Referring to Fig. 4, the voltage below which reset will be
asserted is determined by:
=1.235 R1+R2
R2
In order to keep quiescent currents low, resistor values in
the megaohm range can be used for R1 and R2. A man-
ual reset can be easily implemented by connecting a mo-
mentary push switch in parallel with R2. RES is
guaranteed to be low with VDD voltages as low as 1V.
V
RESET
Once VDD rises above the programmed threshold, RES
remains low for the reset period defined by:
T
C
RP
RP
=
3 125
.
where T
RP
is time in milliseconds and C
RP
is capacitance
in nanofarads. C
RP
is charged with a precision current
source of 400nA, a high quality, low leakage capacitor
(such as an NPO ceramic) should be used to maintain
timing tolerances. Fig. 5 illustrates the voltage levels and
timings associated with the reset circuit.
Programming the Watchdog Period
The watchdog period is programmed with C
WP
as fol-
lows:
T
C
WP
WP
=
25
where T
WP
is in milliseconds and C
WP
is in nanofarads.
A high quality, low leakage capacitor should be used for
C
WP.
The watchdog input WDI must be toggled with a
high/low or low/high transition within the watchdog period
to prevent WDO from assuming a logic level low. WDO
will maintain the low logic level until WDI is toggled or
RES is asserted. If at any time RES is asserted, WDO
will assume a high logic state and the watchdog period
will be reinitiated. Fig. 6 illustrates the timings associated
with the watchdog circuit.
Connecting WDO to RES
6
7
WDI
WP
8
VDD
3
5
POWER TO
CIRCUITRY
A3
A2
A1
A0
CLK
CLR
8-BIT COUNTER
400nA
WDO
1
GND
EDGE DETECT
WATCHDOG TIMING
100mV
1.235V
2
RTH
4
RP
400nA
POWER ON RESET
R1
VDD
R2
RESET
NMI
I/O
uP
RES
C
WP
1.235V
C
RP
Figure 4. Typical application diagram.
APPLICATION INFORMATION (cont.)
UDG-98002
Note: Pinout represents the 8-pin TSSOP package.
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UCC3961D | Analog IC |
| UCC3961DR | Analog IC |
| UCC1919J | Very low drop voltage regulators with inhibit |
| UCC1946DTR | Very low drop voltage regulators with inhibit |
| UCC1946PWTR | Very low drop voltage regulators with inhibit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UCC3960PG4 | 功能描述:初級與次級側(cè) PWM 控制器 Primary Side Startup Controller RoHS:否 制造商:ON Semiconductor 輸出端數(shù)量:1 開關(guān)頻率:250 KHz 工作電源電壓:- 0.3 V to + 28 V 最大工作溫度:+ 85 C 最小工作溫度:- 5 C 封裝 / 箱體:SOIC-8 Narrow 封裝:Reel |
| UCC3961D | 功能描述:初級與次級側(cè) PWM 控制器 Adv Primary Side Startup Controller RoHS:否 制造商:ON Semiconductor 輸出端數(shù)量:1 開關(guān)頻率:250 KHz 工作電源電壓:- 0.3 V to + 28 V 最大工作溫度:+ 85 C 最小工作溫度:- 5 C 封裝 / 箱體:SOIC-8 Narrow 封裝:Reel |
| UCC3961DG4 | 功能描述:初級與次級側(cè) PWM 控制器 Adv Primary Side Startup Controller RoHS:否 制造商:ON Semiconductor 輸出端數(shù)量:1 開關(guān)頻率:250 KHz 工作電源電壓:- 0.3 V to + 28 V 最大工作溫度:+ 85 C 最小工作溫度:- 5 C 封裝 / 箱體:SOIC-8 Narrow 封裝:Reel |
| UCC3961DTR | 功能描述:初級與次級側(cè) PWM 控制器 Adv Primary Side Startup Controller RoHS:否 制造商:ON Semiconductor 輸出端數(shù)量:1 開關(guān)頻率:250 KHz 工作電源電壓:- 0.3 V to + 28 V 最大工作溫度:+ 85 C 最小工作溫度:- 5 C 封裝 / 箱體:SOIC-8 Narrow 封裝:Reel |
| UCC3961DTRG4 | 功能描述:初級與次級側(cè) PWM 控制器 Adv Primary Side Startup Controller RoHS:否 制造商:ON Semiconductor 輸出端數(shù)量:1 開關(guān)頻率:250 KHz 工作電源電壓:- 0.3 V to + 28 V 最大工作溫度:+ 85 C 最小工作溫度:- 5 C 封裝 / 箱體:SOIC-8 Narrow 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。