參數(shù)資料
型號: UCC3913J
英文描述: Analog IC
中文描述: 模擬IC
文件頁數(shù): 4/9頁
文件大小: 158K
代理商: UCC3913J
4
UCC1913
UCC2913
UCC3913
8
5
6
4
OVERCURRENT
COMPARATOR
R
PL
PL
R
S
SENSE
+
VSS
VSS
INPUT VOLTAGE
OUTPUT
LOAD
V
DD
I1
36
μ
A
S
Q
Q
R
H=CLOSE
I2
1
μ
A
I3
1mA
+
SENSE
IMAX
H=CLOSE
0.5V
2.5V
C
T
VSS
TO OUTPUT
DRIVE
H=OFF
OVERLOAD COMPARATOR
CT
FAULT TIMING CIRCUITRY
0.2V
5.0V
50mV
APPLICATION INFORMATION
Figure 1. Fault timing circuitry for the UCC1913, including power limit overload.
Figure 1 shows the detailed circuitry for the fault timing
function of the UCC1913. For the time being, we will dis-
cuss a typical fault mode, therefore, the overload com-
parator, and current source I3 does not work into the
operation. Once the voltage across the current sense re-
sistor, R
S
, exceeds 50mV, a fault has occurred. This
causes the timing capacitor to charge with a combination
of 36
μ
A plus the current from the power limiting amplifier.
The PL amplifier is designed to only source current into
the CT pin and to begin sourcing current once the volt-
age across the output FET exceeds 5V. The current I
PL
is related to the voltage across the FET with the following
expression:
V
V
R
PL
I
PL
FET
=
5
Where V
FET
is the voltage across the NMOS pass de-
vice.
Later it will be shown how this feature will limit average
power dissipation in the pass device. Note that under a
condition where the output current is more than the fault
level, but less than the max level, V
OUT
~ VSS (input
voltage), I
PL
= 0, the CT charging current is 36
μ
A.
During a fault, CT will charge at a rate determined by the
internal charging current and the external timing capaci-
tor. Once CT charges to 2.5V, the fault comparator
switches and sets the fault latch. Setting of the fault latch
causes both the output to switch off and the charging
switch to open. CT must now discharge with the 1
μ
A cur-
rent source, I2, until 0.5V is reached. Once the voltage at
CT reaches 0.5V, the fault latch resets, which re-enables
the output and allows the fault circuitry to regain control
of the charging switch. If a fault is still present, the fault
comparator will close the charging switch causing the cy-
cle to begin. Under a constant fault, the duty cycle is
given by:
A
I
A
PL
+
36
μ
DutyCycle
=
1
μ
Average power dissipation in the pass element is given
by:
P
V
IMAX
A
36
I
A
FET avg
(
FET
PL
)
=
+
1
μ
μ
where V
FET
>> 5V I
PL
can be approximated as :V
R
FET
PL
and where I
PL
>>36
μ
A, the duty cycle can be approxi-
mated as :
UDG-99004
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料
PDF描述
UCH81 TRIODE HEPTODE
UCS51 Dual step-down main supply controller with auxilary voltages for notebook system power
UDA1309H Low-power stereo bitstream ADC/DAC(低功耗立體聲位流ADC/DAC)
UDA1320ATS Low-Cost Stereo Filter DAC(低價格立體聲濾波數(shù)模轉(zhuǎn)換器)
UDA1320 Low-cost stereo filter DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UCC3913N 功能描述:熱插拔功率分布 Neg Floating Single Commercial Temp. RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
UCC3913NG4 功能描述:熱插拔功率分布 Neg Floating Single Commercial Temp. RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
UCC39151DP 功能描述:熱插拔功率分布 0-3A 7-15V Sngl Hi-Side MOSFET RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
UCC39151DPG4 功能描述:熱插拔功率分布 0-3A 7-15V Sngl Hi-Side MOSFET RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
UCC39151DPTR 功能描述:IC 15V PROG HOT SWAP MGR 16-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP(3x3) 包裝:管件