U6081B
TELEFUNKEN Semiconductors
Rev. A1, 14-Feb-97
2 (8)
Pin Description
1
2
3
4
5
6
7
8
95 9944
V
S
GND
V
I
Osc
Output
Sense
2 V
S
Delay
Pin
1
2
3
4
5
6
7
8
Symbol
V
S
GND
V
I
Osc
Delay
Sense
2 V
S
Output
Function
Supply voltage V
S
IC ground
Control input (duty cycle)
Oscillator
Short circuit protection delay
Current sensing
Voltage doubler
Output
Functional Description
Pin 1, Supply Voltage, V
s
or V
Batt
Overvoltage Detection
Stage 1:
If V
Batt
> 20 V occurs the external transistor will be
switched off and switched on again at V
Batt
< 18.5 V
(hysteresis).
Stage 2:
If V
Batt
> 28 V, the external transistor is switched on again
(load-dump protection). At the same time the voltage li-
mitation of the IC is reduced from V
S
≈
26 V to V
S
≈
20 V.
This leads to a hysteresis characteristic so that the load-
dump detection is switched off again only at V
Batt
< 23 V.
In this case the short–circuit protection is not in operation.
Undervoltage Detection
In the event of voltages of approximately V
Batt
< 5.0 V,
the external FET is switched off and the latch for short-
circuit detection is reset.
A hysteresis ensures that the FET is switched on again at
approximately V
Batt
5.4 V.
Pin 2, GND
Ground-Wire Breakage
To protect the FET in the case of ground-wire breakage,
a 820-k resistor between gate and source is recom-
mended to provide proper switch-off conditions.
Pin 3, Control Input
The pulse width is controlled by means of an external
potentiometer (47 k ). The characteristic (angle of
rotation/duty cycle) is linear. The duty cycle can be varied
from 0 to 100%. To avoid inadmissibly high filament cold
currents, the dimmer is switched off at duty cycles of
approximately < 10% or is switched on only at duty
cycles of approximately > 13% (hysteresis). It is possible
to further restrict the duty cycle with the resistors R
1
and
R
2
(see figure 2). Pin 3 is protected against short-circuit
to V
Batt
and ground GND (V
Batt
Output Slope Control
16.5 V).
The rise and fall time (t
r
, t
f
) of the lamp voltage can be
limited to reduce radio interference. This is done with an
integrator which controls a power MOSFET as source
follower. The slope time is controlled by an external
capacitor C4 and the oscillator current (see figure 2).
Calculation:
t
f
t
r
V
Batt
C
4
I
osc
With V
Batt
= 12 V, C
4
= 470 pF and I
osc
= 40 A, we thus
obtain a controlled slope of
t
f
t
r
12 V
470 pF
40
A
141
s
A 100- resistor in series to C4 is recomended to damp
device oscillations (see figure 2).
Pin 4, Oscillator
The oscillator determines the frequency of the output
voltage. This is defined by an external capacitor, C
2
. It is
charged with a constant current, I, until the upper
switching threshold is reached. A second current source
is then activated which taps a double current, 2
the charging current. The capacitor, C
2
, is thus discharged
by the current, I, until the lower switching threshold is
reached. The second source is then switched off again and
the procedure starts again.
I, from
Example for oscillator frequency calculation:
V
T100
V
S
1
(V
Batt
I
S
R
3
)
1
V
T
100
V
S
2
(V
Batt
I
S
R
3
)
2
V
TL
V
S
3
(V
Batt
I
S
R
3
)
3
where