- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373745 > TSS461E (Atmel Corp.) VAN Data Link Controller PDF資料下載
參數(shù)資料
| 型號： | TSS461E |
| 廠商： | Atmel Corp. |
| 英文描述： | VAN Data Link Controller |
| 中文描述： | 凡數(shù)據(jù)鏈路控制器 |
| 文件頁數(shù)： | 9/57頁 |
| 文件大?。?/td> | 817K |
| 代理商： | TSS461E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
9
TSS461E
4194B–AUTO–12/04
Oscillator
An oscillator is integrated in the TSS461E, and consists of an inverting amplifier which
the input is XTAL1 and the output XTAL2.
A parallel resonance quartz crystal or ceramic resonator must be connected to these
pins. As shown in Figure 2, two capacitors have to be connected from the crystal pins to
ground. The values of C1 depend on the frequency chosen and can be selected using
the graphic given in Figure 34.
If the oscillator is not used, then a clock signal must be fed to the circuit via the XTAL1
input.
Note, that this pin will behave as a CMOS level compatible Schmitt trigger input.
In this case, the XTAL2 output should be left unconnected. The oscillator also features a
buffered clock output pin CKOUT. The signal on this pin is directly buffered from the
XTAL1 input, without inversion.
There is one more pin used for the oscillator. The TEST/VSS pin is in fact its ground,
and unless this pin is firmly connected to ground, with decoupling capacitors, the oscilla-
tor will not operate correctly.
The test mode itself, i.e., when the TEST/VSS pin is held high, is only intended for fac-
tory use, and the functionality of this mode is not specified in any way.
Furthermore, it is subject to change without notice, the only exception being for incom-
ing inspection tests using the test program.
The clock signal is then fed to the clock generator generate all the necessary timing sig-
nals for the operation of the circuit. The clock generator is controlled by a 4-bit code
called the clock divider.
F
TSCLK
F
1
n
16
------------------
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSS461E-TDRA-9 | VAN Data Link Controller |
| TSS461E-TERA-9 | VAN Data Link Controller |
| TSS461E-TRDZ-9 | VAN Data Link Controller |
| TSS461F | VAN Data Link Controller |
| TSS463-AAR | VAN Data Link Controller with Serial Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSS461E_06 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:VAN Data Link Controller |
| TSS461E-TDRA-9 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:VAN Data Link Controller |
| TSS461E-TDRZ-9 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:VAN Data Link Controller |
| TSS461E-TDSA-9 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:VAN Data Link Controller |
| TSS461E-TERA-9 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:VAN Data Link Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。