- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄297620 > TSPC603RMY12LC (ATMEL CORP) 32-BIT, 266 MHz, RISC PROCESSOR, MQFP240 PDF資料下載
參數(shù)資料
| 型號： | TSPC603RMY12LC |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, MQFP240 |
| 封裝： | CAVITY UP, METAL, QFP-240 |
| 文件頁數(shù)： | 30/40頁 |
| 文件大?。?/td> | 670K |
| 代理商： | TSPC603RMY12LC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
36/40
TSPC603r
in CERQUAD and MQUAD Packages
9. CLOCK RELATIONSHIPS CHOICE
The 603r microprocessors offer customers numerous clocking options. An internal phase-lock loop synchronizes the processor
(CPU) clock to the bus or system clock (SYSCLK) at various ratios.
Inside each PowerPC microprocessor is a phase-lock loop circuit. A voltage controlled oscillator (VCO) is precisely controlled in fre-
quency and phase by a frequency/phase detector which compares the input bus frequency (SYSCLK frequency) to a submultiple of
the VCO.
The ratio of CPU to SYSCLK frequencies is often referred to as the bus mode (for example, 2:1 bus mode).
In the Table 15, the horizontal scale represents the bus frequency (SYSCLK) and the vertical scale represents the PLL–CFG[0–3]
signals.
For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU and VCO frequency of operation.
Table 15.CPU frequencies for common bus frequencies and multipliers
PLL_CFG[0–3]
CPU Frequency in MHZ (VCO Frequency in MHz)
Bus–to–
Core
Multiplier
Core–to
VCO
Multiplier
Bus
25 MHz
Bus
33.33
MHz
Bus
40 MHz
Bus
50 MHz
Bus
60 MHz
Bus
66.67 MHz
0100
2x
–
0101
2x
4x
–
0110
2.5x
2x
–
150
(300)
166
(333)
1000
3x
2x
–
150
(300)
180
(360)
200
(400)
1110
3.5x
2x
–
175
(350)
–
1010
4x
2x
–
160
(320)
200
(400)
–
0111
4.5x
2x
–
150
(300)
180
(360)
–
1011
5x
2x
–
166
(333)
200
(400)
–
1001
5.5x
2x
–
183
(366)
–
1101
6x
2x
150
(300)
200
(400)
–
0011
PLL bypass
1111
Clock off
Notes :
1. Some PLL configurations may select bus, CPU or VCO frequencies which are not supported
2. In PLL–bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and
the bus mode is set for 1:1 mode operation. This mode is intended for factory use only.
Note : the AC timing specifications given in this document do not apply in PLL–bypass mode.
3. In clock–off mode, no clocking occurs inside the 603r regardless of the SYSCLK input.
相關PDF資料 |
PDF描述 |
|---|---|
| TSZ8G47S | TRIGGER OUTPUT SOLID STATE RELAY, 2060 V ISOLATION-MAX |
| TT11DGRA1 | TOGGLE SWITCH, SPDT, LATCHED, THROUGH HOLE-RIGHT ANGLE |
| TT13A3T | TOGGLE SWITCH, SPST, LATCHED, 3A, PANEL MOUNT-THREADED |
| TT21NGPC9T1/4 | TOGGLE SWITCH, DPDT, LATCHED, THROUGH HOLE-STRAIGHT |
| TV01RW-9-35S | 6 CONTACT(S), METAL, FEMALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSPC603RVA8LC | 功能描述:IC MPU 32BIT 8MHZ 240CERQUAD RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤 |
| TSPC603RVAB/Q8L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RVAB/Q8LC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC 603e RISC Microprocessor Family PID7t-603e |
| TSPC603RVG10LC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RVG12LC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。