參數(shù)資料
型號(hào)： TSEV8388BGLZA2
廠商： Atmel Corp.
元件分類(lèi)： ADC
英文描述： ADC 8-bit 1 GSPS
中文描述： ADC的8位1 GSPS的
文件頁(yè)數(shù)： 30/57頁(yè)
文件大?。?/td> 1276K
代理商： TSEV8388BGLZA2
30
TS8388B
2144C–BDC–04/03
Differential Versus
Single-ended Analog
Input Operation
The TS8388B can operate at full speed in either differential or single-ended configuration.
This is explained by the fact the ADC uses a high input impedance differential preamplifier
stage, (preceeding the Sample and hold stage), which has been designed in order to be
entered either in differential mode or single-ended mode.
This is true so long as the out-of-phase analog input pin V
INB
is 50
terminated very closely to
one of the neighboring shield ground pins (52, 53, 58, 59) which constitute the local ground
reference for the inphase analog input pin (V
IN
).
Thus the differential analog input preamplifier will fully reject the local ground noise (and any
capacitively and inductively coupled noise) as common mode effects.
In typical single-ended configuration, enter on the (V
IN
) input pin, with the inverted phase input
pin (V
INB
) grounded through the 50
termination resistor.
In single-ended input configuration, the in-phase input amplitude is 0.5V peak to peak, cen-
tered on 0V (or -2 dBm into 50
). The inverted phase input is at ground potential through a
50
termination resistor.
However, dynamic performances can be somewhat improved by entering either analog or
clock inputs in differential mode.
Typical Single-ended
Analog Input
Configuration
Figure 30.
Typical Single-ended Analog Input Configuration
Note:
Since VIN and VINB have a double pad architecture, a 50
reverse termination is needed. For the CBGA package, this reverse
termination is already on package.
Clock Inputs (CLK)
(CLKB)
The TS8388B can be clocked at full speed without noticeable performance degradation in
either differential or single-ended configuration.
This is explained by the fact the ADC uses a differential preamplifier stage for the clock buffer,
which has been designed in order to be entered either in differential or single-ended mode.
Recommended sinewave generator characteristics are typically -120 dBc/Hz phase noise floor
spectral density, at 1 kHz from carrier, assuming a single tone 4 dBm input for the clock signal.
Single-ended Clock
Input (Ground
Common Mode)
Although the clock inputs were intended to be driven differentially with nominal -0.8V/-1.8V
ECL levels, the TS8388B clock buffer can manage a single-ended sinewave clock signal cen-
tered around 0V. This is the most convenient clock input configuration as it does not require
the use of a power splitter.
50
(external or
on package)
1 M
3 pF
-250
250
500 mV
t
[mV]
VIN
VIN =
±
250 mV = 500 mV diff
VIN or VINB double pad (pins 54, 55 or 56, 57)
VIN or VINB
50
reverse termination
500 mV
Full Scale
analog input
VINB = 0V
VINB
相關(guān)PDF資料
PDF描述
TS8388BCFS ADC 8-bit 1 GSPS
TS8388BCGL ADC 8-bit 1 GSPS
TS8388BMF ADC 8-bit 1 GSPS
TS8388B ADC 8-bit 1 GSPS
TS8388BCF ADC 8-bit 1 GSPS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSEV86101G2BGL 制造商:e2v technologies 功能描述:MUXDAC MUXDAC 10-BIT 1.2 GSPS - Trays
TSF-0.5-5 制造商:PMK 功能描述:SPRING TIP WITHOUT PLASTIC 0 5MM PK5 制造商:PMK 功能描述:SPRING TIP, WITHOUT PLASTIC 0, 5MM PK5 制造商:PMK 功能描述:SPRING TIP, WITHOUT PLASTIC 0, 5MM PK5; Accessory Type:Spring Tip; Body Diameter:0.5mm; Range:Check datasheet for delivery content! ;RoHS Compliant: NA
TSF-0.8-5 制造商:PMK 功能描述:SPRING TIP WITHOUT PLASTIC 0.8MM PCK 5 制造商:PMK 功能描述:SPRING TIP, WITHOUT PLASTIC 0.8MM PCK 5 制造商:PMK 功能描述:SPRING TIP, WITHOUT PLASTIC 0.8MM PCK 5, Accessory Type:Probe Tip, For Use With:
TSF0179-01 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
TSF-02 制造商:Adam Technologies Inc 功能描述:TSF Series 2 Position 0.5mm Eurostyle Terminal Block
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*