參數(shù)資料
型號: TSB14AA1AT
廠商: Texas Instruments, Inc.
英文描述: 3.3 V IEEE 1394-1995 BACKPLANE PHY
中文描述: 3.3伏電機及電子學(xué)工程師聯(lián)合會1394-1995底板PHY
文件頁數(shù): 27/37頁
文件大?。?/td> 257K
代理商: TSB14AA1AT
6
7
6.2
Backplane Environment
6.2.1
Backplane PHY Connection
Typically within a single ended signaling backplane environment, the serial bus is implemented with a pair of signals
(STRB and DATA). The topology is a simple pair of bussed signals as shown in Figure 6
6.
PHY
Node
Module
PHY
Node
Module
PHY
Node
Module
PHY
Node
PHY
Node
Module
PHY
Node
STRB
DATA
Backplane Chassis
Figure 6
6. Backplane Topology
NOTE:
On a given bus, there can be as many as 63 nodes. There is no restriction on the
distribution of nodes throughout modules on the bus. When more than one node occupies a
module, they must share the same transceivers.
The backplane environment can be implemented with a number of different interface technologies. These include,
but are not limited to: industry-standard gunning transistor logic plus (GTLP), industry-standard transistor-transistor
logic (TTL), backplane transceiver logic (BTL) as defined by IEEE Std 1194 [10] and emitter-coupled logic (ECL).
In addition to the requirements specified by the application environment, the physical media or the serial bus should
meet the requirements defined for media attachment, media signal interface, and media signal timing. Timing
requirements must be met over the ranges specified in the application environment. These include temperature
ranges, voltage ranges, and manufacturing tolerances.
6.2.2
Definition of Logic States
In the open collector environment, the drivers assert the bus to indicate a 1 logic state, or release the bus to indicate
a 0 logic state. To assert the bus, an open collector driver sinks current. To release the bus, drivers are asserted to
a high-impedance state or turned off, allowing the bus signal to be pulled to the termination voltage of the bus.
NOTE:
This typically results in a logical inversion of signals on GTLP, TTL and BTL buses.
Signals on ECL buses typically are not inverted.
All drivers operate in a wired-ORed mode during arbitration. Drivers can operate in a totem pole mode during data
packet and acknowledge transfers. In this mode, a driver can drive the bus into its released state to decrease the rise
time of the bus signal (referred to as a rescinding release with TTL technology).
6.2.3
Bit Rates
Data transmission and reception occurs at 49.152 Mbit/s or 98.304 Mbit/s (
±
100 ppm). In normal operation,
regardless of the interface technology, arbitration occurs at an arbitration clock rate of 49.152 MHz.
[10]
IEEE Std 1194.1
1991, IEEE Standard for Electrical Characteristics of Backplane Transceiver Logic (BTL) Interface Circuits
相關(guān)PDF資料
PDF描述
TSB21LV03BI IEEE 1394-1995 Triple-Cable Transceiver/Arbiter(IEEE1394-1995 三電纜收發(fā)器/判優(yōu)器)
TSB42AA4I IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4PDT IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4PGE IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA9I STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB14AA1I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
TSB14AA1PFB 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB14AA1PFBG4 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB14AA1T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
TSB14AA1TPFB 功能描述:IC BACKPLANE PHY 3.3V 48-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A