參數(shù)資料
型號: TSA1204IFT-E
廠商: STMICROELECTRONICS
元件分類: ADC
英文描述: 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
封裝: 7 X 7 MM, PLASTIC, TQFP-48
文件頁數(shù): 11/31頁
文件大?。?/td> 435K
代理商: TSA1204IFT-E
TSA1204
Application information
19/31
8.6
Layout precautions
To use the ADC circuits most efficiently at high frequencies, some precautions have to be
taken for power supplies:
First of all, the implementation of 4 proper separate supplies and ground planes
(analog, digital, internal and external buffer ones) on the PCB is recommended for high
speed circuit applications to provide low inductance and low resistance common return.
The separation of the analog signal from the digital output part is mandatory to prevent
noise from coupling onto the input signal. The best compromise is to connect AGND,
DGND, GNDBI in a common point whereas GNDBE must be isolated. Similarly, the
AVCC, DVCC and VCCBI power supplies must be separate from the VCCBE power
supply.
Power supply bypass capacitors must be placed as close as possible to the IC pins in
order to improve high frequency bypassing and reduce harmonic distortion.
All inputs and outputs must be properly terminated with output termination resistors;
then the amplifier load is resistive only and the stability of the amplifier is improved. All
leads must be wide and as short as possible especially for the analog input in order to
decrease parasitic capacitance and inductance.
To keep the capacitive loading as low as possible at digital outputs, short lead lengths
of routing are essential to minimize currents when the output changes. To minimize this
output capacitance, use buffers or latches close to the output pins.
Choose component sizes as small as possible (SMD).
8.7
EVAL1204/BA evaluation board
The EVAL1204/BA is a 4-layer board with high decoupling and grounding level. The
schematic of the evaluation board is shown in Figure 30 and its top overlay view in
Figure 29. The board has been characterized with a fully devoted ADC test bench as shown
Figure 28.
Analog-to-digital converter characterization bench
Table 12.
Total power consumption optimization depending on Rpol value
FS (Msps)
10
20
Rpol (kΩ)
120
54
Optimized power (mW)
95
120
Sine Wave
Generator
HP8644
ADC
evaluation
board
Pulse
Generator
Logic
Analyzer
Sine Wave
Generator
HP8644
HP8133
Vin
Clk
Data
Clk
PC
相關(guān)PDF資料
PDF描述
TSA1204IFT 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TSA1204IF 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TSA1401IF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TSA1401IFT 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
TSA5522TD-T PLL FREQUENCY SYNTHESIZER, 1400 MHz, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSA13 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS
TSA14 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS
TSA1401 制造商:STMicroelectronics 功能描述:OBS COMM TO USE AS PROTO'S FOR SPACE APPLICATIONS - Bulk
TSA1401IF 功能描述:IC ADC 14BIT 20MSPS 85MW 48TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
TSA1401IFT 制造商:STMicroelectronics 功能描述:ADC SGL PIPELINED 20MSPS 14BIT PARALLEL 48TQFP - Tape and Reel