參數(shù)資料
型號(hào)： TS8388BVGL
廠(chǎng)商： E2V TECHNOLOGIES PLC
元件分類(lèi)： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA68
封裝： 1.27 MM PITCH, CERAMIC, BGA-68
文件頁(yè)數(shù)： 28/62頁(yè)
文件大?。?/td> 1267K
代理商： TS8388BVGL
34
0860E–BDC–05/07
TS8388B
e2v semiconductors SAS 2007
1.
75
impedance transmission lines, 75 differentially terminated (Figure 8-6):
Each output voltage varies between –1V and –1.42V (respectively +1.4V and +1V), leading to
±
0.41V = 0.825V in differential, around –1.21V (respectively +1.21V) common mode for V
PLUSD = 0V
(respectively 2.4V).
2.
50
impedance transmission lines, 50 differentially termination (Figure 8-7):
Each output voltage varies between –1.02V and –1.35V (respectively +1.38V and +1.05V), leading
to ±0.33V = 660 mV in differential, around –1.18V (respectively +1.21V) common mode for V
PLUSD =
0V (respectively 2.4V).
3.
75
impedance open transmission lines (Figure 8-8):
Each output voltage varies between –1.6V and –0.8V (respectively +0.8V and +1.6V), which are true
ECL levels, leading to ±0.8V = 1.6V in differential, around –1.2V (respectively +1.2V) common mode
for V
PLUSD = 0V (respectively 2.4V). Therefore, it is possible to drive directly high input impedance
storing registers, without terminating the 75
transmission lines. In time domain, that means that the
incident wave will reflect at the 75
transmission line output and travel back to the generator (that is:
the 75
data output buffer). As the buffer output impedance is 75, no back reflection will occur.
Note: This is no longer true if a 50
transmission line is used, as the latter is not matching the buffer 75
output impedance.
Each differential output termination length must be kept identical. It is recommended to decouple the
midpoint of the differential termination with a 10 nF capacitor to avoid common mode perturbation in
case of slight mismatch in the differential output line lengths.
Too large mismatches (keep < a few mm) in the differential line lengths will lead to switching currents
flowing into the decoupling capacitor leading to switching ground noise.
The differential output voltage levels (75
or 50 termination) are not ECL standard voltage levels, how-
ever it is possible to drive standard logic ECL circuitry like the ECLinPS logic line from Freescale.
At sampling rates exceeding 1 Gsps, it may be difficult to trigger any Acquisition System with digital out-
puts. It becomes necessary to regenerate digital data and Data Ready by means of external amplifiers,
in order to be able to test the TS8388B at its optimum performance conditions.
相關(guān)PDF資料
PDF描述
TS8388BMFSB/T 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVFS 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCFS 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8388BVGL (+LID) 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS83C194 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16-Bit Microcontroller
TS83C196KB-10 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16-Bit Microcontroller
TS83C196KD 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microcontroller
TS83C196KD20 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*