參數(shù)資料
型號: TS8388BVFS
廠商: E2V TECHNOLOGIES PLC
元件分類: ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝: CERAMIC, QFP-68
文件頁數(shù): 44/62頁
文件大?。?/td> 1267K
代理商: TS8388BVFS
49
0860E–BDC–05/07
e2v semiconductors SAS 2007
TS8388B
10.5
Definitions
10.5.1
Definition of Terms
10.5.1.1
(BER) Bit Error Rate
Probability to exceed a specified error threshold for a sample. An error code is a code that differs by
more than ± 4 lsb from the correct code.
10.5.1.2
(FPBW) Full Power Input Bandwidth
Analog input frequency at which the fundamental component in the digitally reconstructed output has
fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at Full Scale.
10.5.1.3
(SINAD) Signal to Noise and Distortion Ratio
Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS sum of all
other spectral components, including the harmonics except DC.
10.5.1.4
(SNR) Signal to Noise Ratio
Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS sum of all
other spectral components excluding the five first harmonics.
10.5.1.5
(THD) Total Harmonic Distortion
Ratio expressed in dBc of the RMS sum of the first five harmonic components, to the RMS value of the
measured fundamental spectral component.
10.5.1.6
(SFDR) Spurious Free Dynamic Range
Ratio expressed in dB of the RMS signal amplitude, set at 1 dB below Full Scale, to the RMS value of the
next highest spectral component (peak spurious spectral component). SFDR is the key parameter for
selecting a converter to be used in a frequency domain application (Radar systems, digital receiver, net-
work analyzer, etc.). It may be reported in dBc (that is: degrades as signal levels is lowered), or in dBFS
(that is: always related back to converter full scale).
10.5.1.7
(ENOB) Effective Number of Bits
Where A is the actual input amplitude and V is the full scale range of the ADC under test.
10.5.1.8
(DNL) Differential Non Linearity
The Differential Non Linearity for an output code i is the difference between the measured step size of
code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL
(i). DNL error specification of less than 1 lsb guarantees that there are no missing output codes and that
the transfer function is monotonic.
10.5.1.9
(INL) Integral Nonlinearity
The Integral Non Linearity for an output code i is the difference between the measured input voltage at
which the transition occurs and the ideal value of this transition.
INL (i) is expressed in LSBs, and is the maximum value of all |INL (i)|.
SINAD - 1.76 + 20 log (A/V/2)
6.02
ENOB =
相關(guān)PDF資料
PDF描述
TS8388BMF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCFS 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BVF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMFB/Q 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8388BVGL 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL (+LID) 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS83C194 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
TS83C196KB-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
TS83C196KD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller