- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄272329 > TS80C58X2XXX-VIA (ATMEL CORP) 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDIP40 PDF資料下載
參數(shù)資料
| 型號： | TS80C58X2XXX-VIA |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDIP40 |
| 封裝： | PLASTIC, DIP-40 |
| 文件頁數(shù)： | 2/83頁 |
| 文件大?。?/td> | 8336K |
| 代理商： | TS80C58X2XXX-VIA |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
10
8021G–AVR–03/11
ATmega329P/3290P
6.
AVR CPU Core
6.1
Overview
This section discusses the Atmel
AVR core architecture in general. The main function of the
CPU core is to ensure correct program execution. The CPU must therefore be able to access
memories, perform calculations, control peripherals, and handle interrupts.
6.2
Architectural Overview
Figure 6-1.
Block Diagram of the AVR Architecture
In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with
separate memories and buses for program and data. Instructions in the program memory are
executed with a single level pipelining. While one instruction is being executed, the next instruc-
tion is pre-fetched from the program memory. This concept enables instructions to be executed
in every clock cycle. The program memory is In-System Reprogrammable Flash memory.
The fast-access Register File contains 32 x 8-bit general purpose working registers with a single
clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typ-
Flash
Program
Memory
Instruction
Register
Instruction
Decoder
Program
Counter
Control Lines
32 x 8
General
Purpose
Registrers
ALU
Status
and Control
I/O Lines
EEPROM
Data Bus 8-bit
Data
SRAM
Direct
Addressing
Indirect
Addressing
Interrupt
Unit
SPI
Unit
Watchdog
Timer
Analog
Comparator
I/O Module 2
I/O Module1
I/O Module n
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC80C51CXXX-36CW | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, UUC40 |
| TSC80C51TXXX-25IW | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, UUC40 |
| TSC80C51TXXX-36IXD | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, UUC40 |
| TSC80C51TXXX-L16CW | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, UUC40 |
| TSC80C51XXX-44CWD | 8-BIT, MROM, 44 MHz, MICROCONTROLLER, UUC40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS80C58X2XXX-VIB | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller 16/32 Kbytes ROM/OTP |
| TS80C58X2XXX-VIC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller 16/32 Kbytes ROM/OTP |
| TS80C58X2XXX-VIE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller 16/32 Kbytes ROM/OTP |
| TS80C58X2YYY-LCAD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|DIP|40PIN|PLASTIC |
| TS80C58X2YYY-LCBB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|LDCC|44PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。