- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373716 > TS68HC901CP8 (意法半導(dǎo)體) HCMOS MULTI-FUNCTION PERIPHERAL PDF資料下載
參數(shù)資料
| 型號(hào)： | TS68HC901CP8 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | HCMOS MULTI-FUNCTION PERIPHERAL |
| 中文描述： | HCMOS多功能外設(shè) |
| 文件頁(yè)數(shù)： | 4/42頁(yè) |
| 文件大?。?/td> | 369K |
| 代理商： | TS68HC901CP8 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)
Figure 3 : PDIP Pin connection
PIN DESCRIPTION
GND :
Ground
V
CC
:
+5 volts(
±
5%)
R/W :
Read/Write (input). This input defines a
data transfert as a Read (High) or Write
(Low) cycle. This signal is used as WR
with an Intelprocessor type.
DTACK : This output signals the completion of the
operation phase ofabuscycleto thepro-
cessor. If the bus cycle is a processor
read, the CMFP asserts DTACK to indi-
cate thattheinformation on theData bus
is valid.If the bus cycle is a processor to
the CMFP, DTACK acknowledges the
acceptance of the data by the CMFP.
DTACKwill beassertedonlybyanCMFP
that has CS or IAK (and IEI) asserted.
This signal is not used with a 6800pro-
cessortype.
Figure 4 : PLCC Pin connection
Pin
MOTOROLA
6800 Type
MOTOROLA
Multiplexed
INTEL
48
47
1
35
CS
E
R/W
V
SS
CS
DS
R/W
AS
CS
RD
WR
ALE
CS :
Chip Select (input, active low). CS is u-
sed to select the TS68HC901 CMFPfor
accesses to the internal registers. CS
and IACKmust not be asserted at the
same time.
Data Stobe (input, active low).This Input
is part of the internal chip select and in-
terrupt acknowledge functions.
The CMFP must be located on thelower
portion of the 16-bitdata-bus so that the
vector number passed to the processor
during an interrupt acknowledge cycle
willbe located inthe low byte of the data
word.Asa result,DS mustbe connected
to the processor’s lower data strobe if
vectored interrupt are to be used. Note
that this forces all registers to be located
atoddaddresses and latches data onthe
rising edge forwrites. This signal isused
as RD with an Intel processor type.
DS :
TS68HC901
4/42
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68HC901 | HCMOS Multi-Function Peripheral(HCMOS多功能外圍) |
| TS6B01G | Single Phase 6.0 Amps. Glass Passivated Bridge Rectifiers |
| TS6B07G | Single Phase 6.0 Amps. Glass Passivated Bridge Rectifiers |
| TS6B02G | Single Phase 6.0 Amps. Glass Passivated Bridge Rectifiers |
| TS6B03G | Single Phase 6.0 Amps. Glass Passivated Bridge Rectifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS6A | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Modular Jacks |
| TS-6A(100m/Roll) | 制造商:HellermannTyton 功能描述:Bulk |
| TS6A1P00A | 制造商:APEM 功能描述:Joystick, Thumbstick, with Pushbutton Handle plus Limiter Plate |
| TS-6A1P00A | 制造商:APEM 功能描述:Joystick, Thumbstick, with Pushbutton Handle plus Limiter Plate 制造商:APEM 功能描述:THUMBSTK W/ PB HNDL + LMTR PLT 制造商:APEM 功能描述:Input Devices Thmbstick w/Pushbttn Hndl w/ LimiterPlate |
| TS6A1S00A | 制造商:APEM 功能描述:Joystick, Thumbstick, with Pushbutton Handle, 0V-5V Output |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。