- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373744 > TS5071N (意法半導(dǎo)體) PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION PDF資料下載
參數(shù)資料
| 型號： | TS5071N |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | Codec |
| 英文描述： | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| 中文描述： | 可編程解碼器/濾鏡組合第二代 |
| 文件頁數(shù)： | 18/32頁 |
| 文件大?。?/td> | 284K |
| 代理商： | TS5071N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
TIMING SPECIFICATIONS
Unlessotherwisenoted,limitsinBOLDcharactersare
guaranteedforV
CC
=+ 5V
±
5 %;V
SS
= -5V
±
5 %
.
T
A
= -40
°
Cto 85
°
C bycorrelationwith100 %elec-
trical testing at T
A
= 25
°
C. All other limits are as-
sured by correlation with other production tests
and/orproduct design and characterization. All sig-
nals referenced to GND. Typicals specified at
V
CC
= + 5 V, V
SS
= -5 V, T
A
= 25
°
C. All timingpa-
rametersaremeasuredatV
OH
=2.0VandV
OL
=0.7V.
See Definitions and Timing Conventions section
for test methods information.
ELECTRICALOPERATING CHARACTERISTICS
(continued)
POWERDISSIPATION
Symbol
ICC0
Parameter
Min.
Typ.
0.3
Max.
1.5
Unit
mA
Power Down Current (CCLK, CI/O, CI = 0.4V, CS = 2.4V)
Interface Latches set as Outputs with no load
All over Inputs active, Power Amp Disabled
Power Down Current (as above)
Power Up Current (CCLK, CI/O, CI = 0.4V, CS = 2.4V)
No Load on Power Amp
Interface Latches set as Outputs with no Load
Power Up Current (as above)
Power Down Current with Power Amp Enabled
Power Down Current with Power Amp Enabled
-ISS0
ICC1
0.1
0.3
mA
7
7
2
2
11
11
4
4
mA
mA
mA
mA
-ISS1
ICC2
-ISS2
MASTER CLOCKTIMING
Symbol
Parameter
Min.
Typ.
Max.
Unit
f
MCLK
Frequency of MCLK
(selection of frequency is programmable, see table 2)
512
1.536
1.544
2.048
4.096
kHz
MHz
MHz
MHz
MHz
t
WMH
Period ofMCLK High (measured from V
IH
to V
IH
, see note 1)
80
ns
t
WML
Period ofMCLK Low (measured from V
IL
to V
IL
, see note 1 )
80
ns
t
RM
Rise Time of MCLK (measured from V
IL
or V
IH
)
30
ns
t
FM
Fall Time of MCLK (measured from V
IH
to V
IL
)
30
t
HBM
Hold Time, BCLK Low to MCLK High (TS5070 only)
50
ns
t
WFL
Period ofFS
X
or FS
R
Low (Measured from V
IL
to V
IL
)
1
(*)
(*) MCLK period
TS5070 - TS5071
18/32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSP6100N | x8 ROM (Mask Programmable) |
| TSPC106AVGS | PCI Bus Bridge Memory Controller 66-83 MHz |
| TSPC106 | PCI Bus Bridge Memory Controller 66-83 MHz |
| TSPC106A | PCI Bus Bridge Memory Controller 66-83 MHz |
| TSPC106AMG | PCI Bus Bridge Memory Controller 66-83 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS507CD | 功能描述:精密放大器 Hi precision op amp RoHS:否 制造商:Maxim Integrated 每芯片的通道數(shù)量: 輸入補償電壓:0.25 mV at +/- 5 V 輸入電壓范圍（最大值）: 安裝風格: 封裝 / 箱體:SOIC-8 Narrow 封裝:Tube |
| TS507CDT | 功能描述:精密放大器 High Precision RoHS:否 制造商:Maxim Integrated 每芯片的通道數(shù)量: 輸入補償電壓:0.25 mV at +/- 5 V 輸入電壓范圍（最大值）: 安裝風格: 封裝 / 箱體:SOIC-8 Narrow 封裝:Tube |
| TS507CLT | 功能描述:精密放大器 Hi precision op amp RoHS:否 制造商:Maxim Integrated 每芯片的通道數(shù)量: 輸入補償電壓:0.25 mV at +/- 5 V 輸入電壓范圍（最大值）: 安裝風格: 封裝 / 箱體:SOIC-8 Narrow 封裝:Tube |
| TS507ID | 功能描述:精密放大器 Hi precision op amp RoHS:否 制造商:Maxim Integrated 每芯片的通道數(shù)量: 輸入補償電壓:0.25 mV at +/- 5 V 輸入電壓范圍（最大值）: 安裝風格: 封裝 / 箱體:SOIC-8 Narrow 封裝:Tube |
| TS507IDT | 功能描述:精密放大器 Rail to Rail Amp RoHS:否 制造商:Maxim Integrated 每芯片的通道數(shù)量: 輸入補償電壓:0.25 mV at +/- 5 V 輸入電壓范圍（最大值）: 安裝風格: 封裝 / 箱體:SOIC-8 Narrow 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。