- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373744 > TS5070FNTR (意法半導(dǎo)體) PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION PDF資料下載
參數(shù)資料
| 型號(hào)： | TS5070FNTR |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類(lèi)： | Codec |
| 英文描述： | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| 中文描述： | 可編程解碼器/濾鏡組合第二代 |
| 文件頁(yè)數(shù)： | 10/32頁(yè) |
| 文件大?。?/td> | 284K |
| 代理商： | TS5070FNTR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
Thismode providesanother stageof pathverifica-
tionby enablingdata writteninto the ReceivePCM
Register to be read back from that register in any
Transmit time-slot at D
X
0 or D
X
1.
For Analog Loopback as well as for Digital Loop-
back PCM decoding continues and analog output
appears at VF
R
O. The output can be disabled by
pro gramming ”No Output” in the Receive Gain
Register (seetable 8).
INTERFACE LATCH DIRECTIONS
Immediately following power-on, all Interface
Latches assume they are inputs, and thereforeall
IL pins are in a high impedance state. Each IL pin
maybe individuallyprogrammedasa logicinputor
output by writing the appropriateinstruction to the
LDR, see table 1 and 4. Bits L
5
-L
0
must be setby
writing the specific instruction to the LDR with the
L bitsinthe secondbyte setas specifiedin table4.
Unused interface latches should be programmed
as outputs.For the TS5071, L5 should always be
programmedas an output.
Table4:
Byte2 Functionof LatchDirection Register
(*) State atpower-on initilization.
Note:
L5 should be programmedas an output for the TS5071.
INTERFACE LATCH STATES
Interface Latches configured as outputs assume
the state determined by the appropriatedatabit in
the 2-byte instruction written to the Latch Content
Register (ILR) as shown in tables 1 and 5.
Latches configured as inputs will sense the state
applied by an external source, such as the Off-
Hook detect output of a SLIC. All bits of the ILR,
i.e. sensed inputs and the programmed state of
outputs, can be read back in the 2nd byte of a
READ from the ILR. It is recommended that, dur-
ing initialization, the state of IL pins to be config-
ured as outputs should first be programmed, fol-
lowed
immediately
by
Register.
the
Latch
Direction
TIME-SLOTASSIGNMENT
COMBOIIGcan operatein eitherfixed time-slot or
time-slot assignmentmodefor selectingthe Trans-
mit and ReceivePCM time-slots. Followingpower-
on,the deviceis automaticallyinNon-DelayedTim-
ingmode,in whichthetime-slotalwaysbeginswith
the leading (rising) edge of frame sync inputs FS
X
and FS
R
. Time-SlotAssignment may only be used
with Delayed Data timing : see figure 6. FS
X
and
FS
R
may have any phase relationship with each
other in BCLKperiod increments.
Bit Number
7
6
5
4
3
2
1
0
L0
L1
L2
L3
L4
L5
X
X
L
N
Bit
IL Direction
Input
*
Output
0
1
Bit Number
Function
7
EN
6
PS
(note 1)
5
T5
(note 2)
4
T4
3
T3
2
T2
1
T1
0
T0
0
X
X
X
X
X
X
X
Disable D
X
Outputs (transmit instruction) *
Disable D
R
Inputs (receive instruction) *
1
0
Assign One Binary CodedTime-slot from 0–63
Assign One Binary CodedTime-slot from 0–63
Enable D
X
0 Output,Disable D
X
1 Output
(Transmit instruction)
Enable D
R
0 Input, Disable D
R
1 Input
(Receive Instruction)
1
1
Assign One Binary CodedTime-slot from 0–63
Assign One Binary CodedTime-slot from 0–63
Enable D
X
1 Output,Disable D
X
0 Output
(Transmit instruction)
Enable D
R
1 Input, Disable D
R
0 Input
(Receive Instruction)
Table 6:
Byte2 of Time-slot and Port Assignment Instructions
Bit Number
7
6
5
4
3
2
1
0
D0
D1
D2
D3
D4
D5
X
X
Table 5:
InterfaceLatchData Bit Order
Notes:
1. The ”P(pán)S” bit MUST always be set to 0 for the TS5071.
2. T5 is the MSB of the time-slot assignment.
(*) State at power-on initialization
TS5070 - TS5071
10/32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSW5070FNTR | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TSP5070FNTR | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TS5070FN | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TS5071N | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TSP6100N | x8 ROM (Mask Programmable) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS5071 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TS5071J | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:A-Law/u-Law CODEC |
| TS5071N | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TS507CD | 功能描述:精密放大器 Hi precision op amp RoHS:否 制造商:Maxim Integrated 每芯片的通道數(shù)量: 輸入補(bǔ)償電壓:0.25 mV at +/- 5 V 輸入電壓范圍（最大值）: 安裝風(fēng)格: 封裝 / 箱體:SOIC-8 Narrow 封裝:Tube |
| TS507CDT | 功能描述:精密放大器 High Precision RoHS:否 制造商:Maxim Integrated 每芯片的通道數(shù)量: 輸入補(bǔ)償電壓:0.25 mV at +/- 5 V 輸入電壓范圍（最大值）: 安裝風(fēng)格: 封裝 / 箱體:SOIC-8 Narrow 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。