參數(shù)資料
型號(hào)： TS5070FN
廠商： 意法半導(dǎo)體
元件分類： Codec
英文描述： PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
中文描述： 可編程解碼器/濾鏡組合第二代
文件頁(yè)數(shù)： 9/32頁(yè)
文件大?。?/td> 284K
代理商： TS5070FN
CONTROL REGISTERINSTRUCTION
The first byte of a READ or WRITE instruction to
the Control Register is as shown in table 1. The
second byte functionsare detailed in table2.
MASTER CLOCKFREQUENCY SELECTION
A Master clock must be provided to COMBO IIG
for operation of the filter and coding/decoding
functions. The MCLK frequency must be either
512 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, or
4.096 MHz and must be synchronous with BCLK.
Bits F1 and F0 (see table 2) must be set during
initializationto selectthe correctinternal divider.
CODING LAW SELECTION
Bits ”MA” and ”IA” in table 2 permit the selection
of
μ
255 coding or A-law coding with or without
even-bit inversion.
ANALOGLOOPBACK
Analog Loopback mode is entered by setting the
”AL” and”DL” bitsin theControl Registeras shown
in table2. In the analog loopbackmode, the Trans-
mit input VF
X
I is isolated from the input pin and in-
ternally connected to the VF
R
O output, forming a
loop from the Receive PCM Register back to the
TransmitPCM Register.The VF
R
O pinremainsac-
tive, and the programmed settings of the Transmit
and Receive gains remain unchanged, thus care
must be taken to ensure that overload levels are
notexceededanywherein theloop.
Hybrid balancing must be disabled for meaning
ful analogloopbackFunction.
DIGITALLOOPBACK
Digital Loopback mode is entered by setting the
”DL”bit in theControlRegisterasshownin table2.
Bit Number
Function
7
6
5
4
3
2
1
0
F1
F0
MA
IA
DN
DL
AL
PP
0
0
1
1
0
1
0
1
MCLK = 512kHz
MCLK = 1.536 or 1. 544 MHz
MCLK = 2.048 MHz
*
MCLK = 4.096 MHz
Select
μ
. 255 Law
*
A–law, Including Even Bit Inversion
A–Law, No Even Bit Inversion
0
1
1
X
0
1
0
1
Delayed Data Timing
Non–delayed Data Timing
*
Normal Operation
*
Digital Loopback
Analog Loopback
0
1
0
0
X
1
0
1
Power Amp Enabledin PDN
Power Amp Disabled in PDN
*
Table 2:
ControlRegister Byte 2 Functions
Table 3:
Coding Law Conventions.
m255 Law
MSB LSB
0
1
1
0
True A-law with
even bit inversion
MSB LSB
1
0
0
0
1
1
0
A-law without
even bit inversion
MSB LSB
1
1
0
0
0
1
1
V
IN
= +Full Scale
V
IN
= 0V
1
1
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
1
0
0
0
1
1
0
1
0
0
1
0
1
1
0
1
0
0
1
0
1
1
0
1
1
0
0
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
V
IN
= -Full Scale
Note:
The MSB is always the first PCMbit shifted in or out of COMBO IIG.
(*) State at power-on initialization (bit 4 = 0)
TS5070 - TS5071
9/32
相關(guān)PDF資料
PDF描述
TS5071N PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
TSP6100N x8 ROM (Mask Programmable)
TSPC106AVGS PCI Bus Bridge Memory Controller 66-83 MHz
TSPC106 PCI Bus Bridge Memory Controller 66-83 MHz
TSPC106A PCI Bus Bridge Memory Controller 66-83 MHz
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS5070FNTR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
TS5071 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
TS5071J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A-Law/u-Law CODEC
TS5071N 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
TS507CD 功能描述:精密放大器 Hi precision op amp RoHS:否 制造商:Maxim Integrated 每芯片的通道數(shù)量: 輸入補(bǔ)償電壓:0.25 mV at +/- 5 V 輸入電壓范圍（最大值）: 安裝風(fēng)格: 封裝 / 箱體:SOIC-8 Narrow 封裝:Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*