參數(shù)資料
型號(hào): TPS65150RGE
廠商: Texas Instruments, Inc.
英文描述: Low Input Voltage, Compact LCD Bias IC With VCOM Buffer
中文描述: 低輸入電壓,緊湊型LCD偏置集成電路VCOM緩沖器
文件頁(yè)數(shù): 15/28頁(yè)
文件大?。?/td> 1126K
代理商: TPS65150RGE
www.ti.com
Power-on Sequencing, DLY1, DLY2
As soon as the input voltage is applied, and rises above the undervoltage lockout (UVLO), the device starts with
the main boost converter, Vs, coming up first. Then the negative voltage, VGL, comes up, set by the delay time
DLY1; and then the positive charge pump, VGH, set by the delay time DLY2. Finally, the VCOM buffer starts up.
The delay times, DLY1 and DLY2, are set by the capacitor value connected to these pins. An internal current
source charges the capacitor with a constant current of typically 5 μA until the voltage reaches the internal
comparator trip point of Vref = 1.213 V.
VGL
DLY1
VGH, with CTRL=high
DLY2
VIN
GD
Vs
Fall Time of V
, VGL and
VGH Depends on Load
Current and Feedback
Resistor Impedance
Setting the Delay Times DLY1, DLY2
Connecting an external capacitor to the DLY1 and DLY2 pins sets the delay time. If no delay time is required,
these pins can be left open. To set the delay time, the external capacitor connected to DLY1 and DLY2 is
charged with a constant current source of typically 5 μA . The delay time is terminated when the capacitor
voltage has reached the internal reference voltage of Vref = 1.213 V. The external delay capacitor is calculated:
Cdly
5 A
V
REF
td
5 A
1.213 V
td
with td
Desired delay time
(3)
Gate Drive, GD
The gate drive pin can be used to drive an external MOSFET, providing isolation for the main boost converter Vs.
The gate drive is an open drain output capable of sinking typically 500 μA. The gate drive is latched low as soon
as the main boost converter, Vs, reaches its power-good threshold. The gate drive signal goes high impedance
when the input voltage falls below the undervoltage lockout (UVLO) or the device enters shutdown latch triggered
by the fault delay.
VGH Switch / Gate Voltage Shaping, CPI – VGH
The gate voltage shaping circuit is used to reduce crosstalk between the LCD pixels by adjusting the fall time of
the positive gate voltage, VGH. The CTRL pin needs to be connected to Vin if the gate voltage shaping function
is not used. This function is implemented by adjusting the fall time of the gate voltage signal, VGH, generated by
the positive charge pump. The fall time can be adjusted with the external capacitor, Cadj connected to the ADJ
pin. The corresponding timing diagram is shown in
Figure 20
.
TPS65150
SLVS576–SEPTEMBER 2005
DETAILED DESCRIPTION (continued)
Figure 18. Power on Sequencing With CTRL = High
15
相關(guān)PDF資料
PDF描述
TPS6734(中文) Fixed 12-V 120-MA Boost-Converter Supply(固定12V,120mA升壓變換電源)
TPS6735(中文) Fixed Negative 5-V 200-MA Inverting DC/DC Converter(固定-5V輸出反相DC-DC電壓變換器)
TPS7201Q(中文) Low-Dropout Voltage Regulators(微功耗,低壓差PMOS穩(wěn)壓器,輸出電壓可調(diào),工作溫度-55~150℃)
TPS7233Q(中文) Low-Dropout Voltage Regulators(微功耗,低壓差PMOS穩(wěn)壓器,工作溫度-55~150℃)
TPS7248Q(中文) Low-Dropout Voltage Regulators(微功耗,低壓差PMOS穩(wěn)壓器,工作溫度-55~150℃)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS65150RGER 功能描述:LCD 驅(qū)動(dòng)器 Compact LCD Bias Supply IC RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
TPS65150RGERG4 功能描述:LCD 驅(qū)動(dòng)器 Compact LCD Bias Supply IC RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
TPS65154RSLR 制造商:Texas Instruments 功能描述:IC TRIPLE-OUT LCD SUPPLY 48VQFN
TPS65155RKPR 功能描述:LCD 驅(qū)動(dòng)器 LCD Bias Solution RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
TPS65160APWP 功能描述:其他電源管理 Bias Power Supply RoHS:否 制造商:Texas Instruments 輸出電壓范圍: 輸出電流:4 mA 輸入電壓范圍:3 V to 3.6 V 輸入電流: 功率耗散: 工作溫度范圍:- 40 C to + 110 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-48 封裝:Reel