參數(shù)資料
型號: TPS24710DGS
廠商: TEXAS INSTRUMENTS INC
元件分類: 電源管理
英文描述: POWER SUPPLY SUPPORT CKT, PDSO10
封裝: GREEN, PLASTIC, MSOP-10
文件頁數(shù): 14/34頁
文件大?。?/td> 2148K
代理商: TPS24710DGS
SLVSAL2C
– JANUARY 2011 – REVISED MAY 2011
1. In the inrush mode, TIMER begins to source current to the timer capacitor, CT, when MOSFET M1 is
enabled. TIMER begins to sink current from the timer capacitor, CT when V(GATE – VCC) exceeds the timer
activation voltage (see the Inrush Operation section). If V(GATE – VCC) does not reach the timer activation
voltage before TIMER reaches 1.35 V, then the TPS24710/11/12/13 disables the external MOSFET M1. After
the MOSFET turns off, the timer goes into either latch mode (TPS24710/12) or retry mode (TPS24711/13).
2. In an overload fault, TIMER begins to source current to the timer capacitor, CT, when the load current
exceeds the programmed current limits. When the timer capacitor voltage reaches its upper threshold of
1.35 V, TIMER begins to sink current from the timer capacitor, CT, and the GATE pin is pulled to ground.
After the fault timer period, TIMER may go into latch mode (TPS24710/12) or retry mode (TPS24711/13).
3. In output short-circuit fault, TIMER begins to source current to the timer capacitor, CT, when the load current
exceeds the programmed current limits following a fast-trip shutdown of M1. When the timer capacitor voltage
reaches its upper threshold of 1.35 V, TIMER begins to sink current from the timer capacitor, CT, and the
GATE pin is pulled to ground. After the fault timer period, TIMER may go into latch mode (TPS24710/12) or
retry mode (TPS24711/13).
If the fault current drops below the programmed current limit within the fault timer period, VTIMER decreases and
the pass MOSFET remains enabled.
The behaviors of TIMER are different in the latch mode (TPS24710/12) and retry mode (TPS24711/13). If the
timer capacitor reaches the upper threshold of 1.35 V, then:
In latch mode, the GATE remains low and the TIMER pin continues to charge and discharge the attached
capacitor periodically until TPS24710/12 is disabled by UVLO or EN as shown in Figure 33.
In retry mode, TIMER charges and discharges CT between the lower threshold of 0.35 V and the upper
threshold of 1.35 V for sixteen cycles before the TPS24711/13 attempts to re-start. The TIMER pin is pulled
to GND at the end of the 16th cycle of charging and discharging and then ramps from 0 V to 1.35 V for the
initial half-cycle in which the GATE pin sources current. This periodic pattern is stopped once the overload
fault is removed or the TPS24711/13 is disabled by UVLO or EN.
OVERTEMPERATURE SHUTDOWN
The TPS24710/11/12/13 includes a built-in overtemperature shutdown circuit designed to disable the gate driver
if the die temperature exceeds approximately 140
°C. An overtemperature condition also causes the FLT, PG,
FLTb and PGb pins to go to high-impedance states. Normal operation resumes once the die temperature has
fallen approximately 10
°C.
START-UP OF HOT-SWAP CIRCUIT BY VCC OR EN
The connection and disconnection between a load and the system bus are controlled by turning on and turning
off the MOSFET, M1.
The TPS24710/11/12/13 has two ways to turn on MOSFET M1:
1. Increasing VVCC above UVLO upper threshold while EN is already higher than its upper threshold sources
current to the GATE pin. After an inrush period, TPS24710/11/12/13 fully turns on MOSFET M1.
2. Increasing EN above its upper threshold while VVCC is already higher than UVLO upper threshold sources
current to the GATE pin. After an inrush period, TPS24710/11/12/13 fully turns on MOSFET M1.
The EN pin can be used to start up the TPS24710/11/12/13 at a selected input voltage VVCC.
To isolate the load from the system bus, the GATE pin sinks current and pulls the gate of MOSFET M1 low. The
MOSFET can be disabled by any of the following conditions: UVLO, EN, load current above current limit
threshold, hard short at load, or OTSD. Three separate conditions pull down the GATE pin:
1. GATE is pulled down by an 11-mA current source when any of the following occurs.
– The fault timer expires during an overload current fault (VSENSE > 25 mV).
– VEN is below its falling threshold.
– VVCC drops below the UVLO threshold.
2. GATE is pulled down by a 1-A current source for 13.5
s when a hard output short circuit occurs and V(VCC –
SENSE) is greater than 60 mV, i.e., the fast-trip shutdown threshold. After fast-trip shutdown is complete, an
11-mA sustaining current ensures that the external MOSFET remains off.
3. GATE is discharged by a 20-k
resistor to GND if the chip die temperature exceeds the OTSD rising
Copyright
2011, Texas Instruments Incorporated
21
Product Folder Link(s): TPS24710 TPS24711 TPS24712 TPS24713
相關(guān)PDF資料
PDF描述
TPS24710 POWER SUPPLY SUPPORT CKT, PDSO10
TPS24711 POWER SUPPLY SUPPORT CKT, PDSO10
TPS24711DGSR POWER SUPPLY SUPPORT CKT, PDSO10
TPS2481PW POWER SUPPLY SUPPORT CKT, PDSO20
TPS2480PW POWER SUPPLY SUPPORT CKT, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS24710DGSR 功能描述:熱插拔功率分布 2.5-18V Hi Eff Hot- Swap Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
TPS24710EVM-003 功能描述:電源管理IC開發(fā)工具 TPS24710 Eval Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
TPS24711DGS 功能描述:熱插拔功率分布 2.5-18V Hi Eff Hot- Swap Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
TPS24711DGSR 功能描述:熱插拔功率分布 2.5-18V Hi Eff Hot- Swap Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
TPS24711EVM-004 功能描述:電源管理IC開發(fā)工具 TPS24711 Eval Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V