參數(shù)資料
型號(hào): TMX320LC32PGE40
元件分類: 數(shù)字信號(hào)處理
英文描述: 32-Bit Digital Signal Processor
中文描述: 32位數(shù)字信號(hào)處理器
文件頁數(shù): 86/132頁
文件大?。?/td> 1707K
代理商: TMX320LC32PGE40
SPRS145G
JULY 2000
REVISED FEBRUARY 2002
86
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
low-power mode timings
switching characteristics over recommended operating conditions [H = 0.5t
c(CO)
]
(see Figure 29, Figure 30, and Figure 31)
PARAMETER
LOW-POWER MODES
IDLE1
MIN
TYP
MAX
UNIT
td(WAKE-A)
Delay time, CLKOUT switching to
program execution resume
LPM0
12
×
tc(CO)
15
×
tc(CO)
ns
IDLE2
LPM1
td(IDLE-COH)
Delay time, Idle instruction executed to
CLKOUT high
IDLE2
LPM1
4tc(CO)
ns
td(WAKE-OSC)
Delay time, wakeup interrupt
asserted to oscillator running
HALT
{PLL/OSC power down}
LPM2
OSC start-up
and PLL lock
time
ms
td(IDLE-OSC)
Delay time, Idle instruction executed to
oscillator power off
4tc(CO)
ns
td(EX)
Delay time, reset vector executed after RS high
36H
ns
WAKE INT
CLKOUT
A0
A15
td(WAKE
A)
WAKE INT can be any valid interrupt or RESET.
Figure 29. IDLE1 Entry and Exit Timing
LPM0
td(WAKE
A)
td(IDLE
COH)
WAKE INT
CLKOUT
A0
A15
WAKE INT can be any valid interrupt or RESET.
Figure 30. IDLE2 Entry and Exit Timing
LPM1
td(EX)
td(IDLE
COH)
td(IDLE
OSC)
á
á
RESET
CLKOUT
A0
A15
td(WAKE
OSC)
Figure 31. HALT Mode
LPM2
相關(guān)PDF資料
PDF描述
TMX320LF2402APGA DSP|16-BIT|CMOS|QFP|64PIN|PLASTIC
TMX320LF2402APGS DSP|16-BIT|CMOS|QFP|64PIN|PLASTIC
TMX320LF2403APAGA DSP|16-BIT|CMOS|TQFP|64PIN|PLASTIC
TMX320LF2403APAGS CONN SEALED F M RG59 CRIMP
TMX320LF2406APZA CONN INDOOR F M RG6 CRIMP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320LC546APZ-66 制造商:Texas Instruments 功能描述:
TMX320LF2401APAGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMX320LF2401APAGS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMX320LF2401APGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMX320LF2401APGEA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS