參數(shù)資料
型號: TMX320LC32PGE40
元件分類: 數(shù)字信號處理
英文描述: 32-Bit Digital Signal Processor
中文描述: 32位數(shù)字信號處理器
文件頁數(shù): 58/132頁
文件大?。?/td> 1707K
代理商: TMX320LC32PGE40
SPRS145G
JULY 2000
REVISED FEBRUARY 2002
58
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
serial peripheral interface (SPI) module (continued)
Figure 14 is a block diagram of the SPI in slave mode.
S
S
Clock
Polarity
SPICCR.6
Talk
Internal
Clock
4
5
6
0
1
2
SPI Bit Rate
State Control
SPIRXBUF
Buffer Register
16
Clock
Phase
SPICTL.3
1
2
3
0
Receiver
Overrun Flag
SPICTL.4
Overrun
INT ENA
SPICCR.3
0
SPIBRR.6
0
SPIRXBUF.15
0
SPIDAT.15
0
SPICTL.1
M
S
M
Master/Slave
SPI INT FLAG
SPICTL.0
SPI INT
ENA
SPISTS.7
SPIDAT
Data Register
SPISTS.6
M
S
SPICTL.2
SPI Char
External
Connections
SPISIMO
SPISOMI
SPISTE
SPICLK
SW2
S
M
M
S
SW3
To CPU
M
SW1
SPIPRI.6
SPI Priority
Level 1
INT
Level 5
INT
1
0
SPITXBUF.15
0
3
16
SPITXBUF
Buffer Register
NOTE A: The diagram is shown in the slave mode.
The SPISTE pin is driven low externally. Note that SW1, SW2, and SW3 are closed in this configuration. Refer to the following erratas for
restrictions on using the SPISTE pin:
TMS320LF2407A, TMS320LF2406A, TMS320LF2403A, TMS320LF2402A DSP Controllers Silicon Errata
(literature number SPRZ002)
TMS320LC2406A, TMS320LC2404A, TMS320LC2402A DSP Controllers Silicon Errata
(literature number SPRZ185)
Figure 14. Four-Pin Serial Peripheral Interface Module Block Diagram
相關(guān)PDF資料
PDF描述
TMX320LF2402APGA DSP|16-BIT|CMOS|QFP|64PIN|PLASTIC
TMX320LF2402APGS DSP|16-BIT|CMOS|QFP|64PIN|PLASTIC
TMX320LF2403APAGA DSP|16-BIT|CMOS|TQFP|64PIN|PLASTIC
TMX320LF2403APAGS CONN SEALED F M RG59 CRIMP
TMX320LF2406APZA CONN INDOOR F M RG6 CRIMP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320LC546APZ-66 制造商:Texas Instruments 功能描述:
TMX320LF2401APAGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMX320LF2401APAGS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMX320LF2401APGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMX320LF2401APGEA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS