- 您現(xiàn)在的位置：買賣IC網 > PDF目錄359302 > TMS320V642AZDK5 (Texas Instruments, Inc.) 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 48% Max Duty Cycle; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50 PDF資料下載
參數(shù)資料
| 型號： | TMS320V642AZDK5 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 48% Max Duty Cycle; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50 |
| 中文描述： | 視頻/影像定點數(shù)字信號處理器 |
| 文件頁數(shù)： | 65/123頁 |
| 文件大小： | 1205K |
| 代理商： | TMS320V642AZDK5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
www.ti.com
4.8
Serial Communications Interface (SCI) Modules (SCI-A, SCI-B)
Baud rate =
LSPCLK
16
LSPCLK
(BRR
1) * 8
when BRR
≠
0
Baud rate =
when BRR = 0
Max bit rate
100 MHz
16
6.25
10
6
b s
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
The 280x devices include two serial communications interface (SCI) modules. The SCI modules support
digital communications between the CPU and other asynchronous peripherals that use the standard
non-return-to-zero (NRZ) format. The SCI receiver and transmitter are double-buffered, and each has its
own separate enable and interrupt bits. Both can be operated independently or simultaneously in the
full-duplex mode. To ensure data integrity, the SCI checks received data for break detection, parity,
overrun, and framing errors. The bit rate is programmable to over 65000 different speeds through a 16-bit
baud-select register.
Features of each SCI module include:
Two external pins:
–
SCITXD: SCI transmit-output pin
–
SCIRXD: SCI receive-input pin
NOTE: Both pins can be used as GPIO if not used for SCI.
–
Baud rate programmable to 64K different rates:
Data-word format
–
One start bit
–
Data-word length programmable from one to eight bits
–
Optional even/odd/no parity bit
–
One or two stop bits
Four error-detection flags: parity, overrun, framing, and break detection
Two wake-up multiprocessor modes: idle-line and address bit
Half- or full-duplex operation
Double-buffered receive and transmit functions
Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms
with status flags.
–
Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and TX
EMPTY flag (transmitter-shift register is empty)
–
Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag
(break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)
Separate enable bits for transmitter and receiver interrupts (except BRKDT)
NRZ (non-return-to-zero) format
Ten SCI module control registers located in the control register frame beginning at address 7050h
NOTE
All registers in this module are 8-bit registers that are connected to Peripheral Frame 2.
When a register is accessed, the register data is in the lower byte (7-0), and the upper
byte (15-8) is read as zeros. Writing to the upper byte has no effect.
Enhanced features:
Auto baud-detect hardware logic
16-level transmit/receive FIFO
The SCI port operation is configured and controlled by the registers listed in
Table 4-8
and
Table 4-9
.
Peripherals
65
相關PDF資料 |
PDF描述 |
|---|---|
| TMS320V642AZDK6 | 1A, 52kHz (250khz Max) Current Mode PWM Control Circuit with 8.4 UVLO Threshold and 48% Max Duty Cycle<sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup> ; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50 |
| TMS320V642AZDK7 | 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 48% Max Duty Cycle; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Rail; Qty per Container: 98 |
| TMS320V642AZNZ5 | Video/Imaging Fixed-Point Digital Signal Processor |
| TMS320V642AZNZ6 | 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 48% Max Duty Cycle; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500 |
| TMS320V642AZNZ7 | Video/Imaging Fixed-Point Digital Signal Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320V642AZDK6 | 制造商:Texas Instruments 功能描述:TMS320DM642A 548PIN FCBGA 600MHZ PG2.0 - Trays |
| TMS320V642AZDK7 | 制造商:Texas Instruments 功能描述:TMS320DM642A 548PIN FCBGA 720MHZ PG2.0 - Trays |
| TMS320V642AZNZ5 | 制造商:Texas Instruments 功能描述:TMS320DM642A PG2 548PIN FCBGA 500 MHZ - Trays |
| TMS320V642AZNZ6 | 制造商:Texas Instruments 功能描述:TMS320DM642A PG2 548PIN FCBGA 600MHZ - Trays |
| TMS320V642AZNZ7 | 制造商:Texas Instruments 功能描述:TMS320DM642A PG2 548PIN FCBGA 720MHZ - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。