- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359302 > TMS320V642AGNZ6 (Texas Instruments, Inc.) Video/Imaging Fixed-Point Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | TMS320V642AGNZ6 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Video/Imaging Fixed-Point Digital Signal Processor |
| 中文描述： | 視頻/影像定點(diǎn)數(shù)字信號處理器 |
| 文件頁數(shù)： | 94/123頁 |
| 文件大小： | 1205K |
| 代理商： | TMS320V642AGNZ6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁當(dāng)前第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
www.ti.com
6.8.2
GPIO - Input Timing
#!
Sampling Window
('%('
&$"
(! &
)!
(A)
GPxQSELn = 1,1 (6 samples)
Sampling Period determined
by GPxCTRL[QUALPRD]
(B)
(D)
t
w(IQSW)
t
w(SP)
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
A.
This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It
can vary from 00 to 0xFF. If QUALPRD = 00, then the sampling period is 1 SYSCLKOUT cycle. For any other value
"n", the qualification sampling period in 2n SYSCLKOUT cycles (i.e., at every 2n SYSCLKOUT cycles, the GPIO pin
will be sampled)..
The qualification period selected via the GPxCTRL register applies to groups of 8 GPIO pins.
The qualification block can take either three or six samples. The GPxQSELn Register selects which sample mode is
used.
In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYSCLKOUT cycles or
greater. In other words, the inputs should be stable for (5 x QUALPRD x 2) SYSCLKOUT cycles. This would ensure 5
sampling periods for detection to occur. Since external signals are driven asynchronously, an 13-SYSCLKOUT-wide
pulse ensures reliable recognition.
B.
C.
D.
Figure 6-9. Sampling Mode
Table 6-13. General-Purpose Input Timing Requirements
MIN
MAX
UNIT
cycles
cycles
cycles
cycles
cycles
QUALPRD = 0
QUALPRD
≠
0
1t
c(SCO)
t
w(SP)
Sampling period
2t
c(SCO)
* QUALPRD
t
w(SP)
* (n
(1)
- 1)
t
w(IQSW)
Input qualifier sampling window
Synchronous mode
With input qualifier
2t
c(SCO)
t
w(GPI)(2)
Pulse duration, GPIO low/high
t
w(IQSW)
+ t
w(SP)
+ 1t
c(SCO)
(1)
(2)
"n" represents the number of qualification samples as defined by GPxQSELn register.
For t
w(GPI)
, pulse width is measured from V
IL
to V
IL
for an active low signal and V
IH
to V
IH
for an active high signal.
6.8.3
Sampling Window Width for Input Signals
The following section summarizes the sampling window width for input signals for various input qualifier
configurations.
Sampling frequency denotes how often a signal is sampled with respect to SYSCLKOUT.
Sampling frequency = SYSCLKOUT/(2 * QUALPRD), if QUALPRD
≠
0
Sampling frequency = SYSCLKOUT, if QUALPRD = 0
Sampling period = SYSCLKOUT cycle x 2 x QUALPRD, if QUALPRD
≠
0
In the above equations, SYSCLKOUT cycle indicates the time period of SYSCLKOUT.
94
Electrical Specifications
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320V642AZDK5 | 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 48% Max Duty Cycle; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50 |
| TMS320V642AZDK6 | 1A, 52kHz (250khz Max) Current Mode PWM Control Circuit with 8.4 UVLO Threshold and 48% Max Duty Cycle<sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup> ; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50 |
| TMS320V642AZDK7 | 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 48% Max Duty Cycle; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Rail; Qty per Container: 98 |
| TMS320V642AZNZ5 | Video/Imaging Fixed-Point Digital Signal Processor |
| TMS320V642AZNZ6 | 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 48% Max Duty Cycle; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320V642AZDK5 | 制造商:Texas Instruments 功能描述:TMS320DM642A 548PIN FCBGA 500MHZ PG2.0 - Trays |
| TMS320V642AZDK6 | 制造商:Texas Instruments 功能描述:TMS320DM642A 548PIN FCBGA 600MHZ PG2.0 - Trays |
| TMS320V642AZDK7 | 制造商:Texas Instruments 功能描述:TMS320DM642A 548PIN FCBGA 720MHZ PG2.0 - Trays |
| TMS320V642AZNZ5 | 制造商:Texas Instruments 功能描述:TMS320DM642A PG2 548PIN FCBGA 500 MHZ - Trays |
| TMS320V642AZNZ6 | 制造商:Texas Instruments 功能描述:TMS320DM642A PG2 548PIN FCBGA 600MHZ - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。