參數(shù)資料
型號： TMS320FZ
廠商： Texas Instruments, Inc.
英文描述： Adjustable 1.24-16V +/-0.5% Tolerance, 0.05-20mA Shunt Regulator, Pb-Free Device; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Tape and Reel; Qty per Container: 2000
中文描述： 第二代數(shù)字信號處理器
文件頁數(shù)： 41/123頁
文件大?。?/td> 1205K
代理商： TMS320FZ
www.ti.com
3.6.1
OSC and PLL Block
X1
XCLKIN
(3.3-V clock input)
On chip
oscillator
X2
xor
PLLSTS[OSCOFF]
OSCCLK
PLL
VCOCLK
4-bit PLL Select (PLLCR)
OSCCLK or
VCOCLK
CLKIN
OSCCLK
0
PLLSTS[PLLOFF]
n
n
≠
0
/2
PLLSTS[CLKINDIV]
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
The PLL, clocking, watchdog and low-power modes, are controlled by the registers listed in
Table 3-13
.
Table 3-13. PLL, Clocking, Watchdog, and Low-Power Mode Registers
(1)
NAME
ADDRESS
0x7010
0x7011
0x7012
0x7019
0x701A
0x701B
0x701C
0x701D
0x701E
0x701F
0x7020
0x7021
0x7022
0x7023
0x7024
0x7025
0x7026
0x7028
0x7029
0x702A
0x702F
SIZE (x16)
1
1
DESCRIPTION
XCLK
PLLSTS
XCLKOUT Pin Control, X1 and XCLKIN Status Register
PLL Status Register
reserved
8
HISPCP
LOSPCP
PCLKCR0
PCLKCR1
LPMCR0
1
1
1
1
1
High-Speed Peripheral Clock Prescaler Register (for HSPCLK)
Low-Speed Peripheral Clock Prescaler Register (for LSPCLK)
Peripheral Clock Control Register 0
Peripheral Clock Control Register 1
Low Power Mode Control Register 0
reserved
1
PLLCR
SCSR
WDCNTR
reserved
WDKEY
1
1
1
1
1
PLL Control Register
System Control and Status Register
Watchdog Counter Register
Watchdog Reset Key Register
reserved
3
WDCR
1
Watchdog Control Register
reserved
6
(1)
All of the registers in this table are EALLOW protected.
Figure 3-8
shows the OSC and PLL block on the 280x.
Figure 3-8. OSC and PLL Block Diagram
The on-chip oscillator circuit enables a crystal/resonator to be attached to the 280x devices using the X1
and X2 pins. If the on-chip oscillator is not used, an external oscillator can be used in either one of the
following configurations:
1. A 3.3-V external oscillator can be directly connected to the XCLKIN pin. The X2 pin should be left
unconnected and the X1 pin tied low. The logic-high level in this case should not exceed V
DDIO
.
Functional Overview
41
相關PDF資料
PDF描述
TMS320GB Adjustable 1.24-16V ±0.5% Tolerance, 0.05-20mA Shunt Regulator; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Tape and Reel; Qty per Container: 2000
TMS320LC545B FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320LC546B 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 48% Max Duty Cycle; Package: SOIC 14 LEAD; No of Pins: 14; Container: Rail; Qty per Container: 55
TMS320LC54x 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 16V UVLO Threshold and 96% Max Duty Cycle; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Rail; Qty per Container: 98
TMS320LC5x 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 16V UVLO Threshold and 96% Max Duty Cycle; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50
相關代理商/技術參數(shù)
參數(shù)描述
TMS320G203PZ 制造商:n/a 功能描述:320G203 S7G4A
TMS320-JTAG 功能描述:仿真器/模擬器 DSP JTAG FOR PROG & EMULATION RoHS:否 制造商:Blackhawk 產(chǎn)品:System Trace Emulators 工具用于評估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
TMS320-JTAG-USB 功能描述:JTAG調(diào)試器 DSP USB JTAG FOR XDS100 SOFTWARE RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:JTAG In-Circuit Debuggers 工具用于評估:MSP430 Flash MCUs 用于:MSP430 Kick Start, MSPGCC 核心:MSP430 接口類型:JTAG, USB 工作電源電壓:12 V
TMS320LBC51PQA57 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320LBC51PZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*