參數(shù)資料
型號: TMS320DM643GDK500
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: Video/Imaging Fixed-Point Digital Signal Processo
中文描述: 視頻/影像定點(diǎn)數(shù)字信號Processo
文件頁數(shù): 107/123頁
文件大?。?/td> 1205K
代理商: TMS320DM643GDK500
www.ti.com
20
15
SPISIMO
SPISOMI
SPICLK
(clock polarity = 1)
SPICLK
(clock polarity = 0)
SPISIMO Data
Must Be Valid
SPISOMI Data Is Valid
19
16
14
13
12
SPISTE
(A)
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
A.
In the slave mode, the SPISTE signal should be asserted low at least 0.5t
c(SPC)
(minimum) before the valid SPI clock
edge and remain low for at least 0.5t
c(SPC)
after the receiving edge (SPICLK) of the last data bit.
Figure 6-19. SPI Slave Mode External Timing (Clock Phase = 0)
Table 6-35. SPI Slave Mode External Timing (Clock Phase = 1)
(1)(2)(3)(4)
NO.
12
13
MIN
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
c(SPC)S
t
w(SPCH)S
t
w(SPCL)S
t
w(SPCL)S
t
w(SPCH)S
t
su(SOMI-SPCH)S
t
su(SOMI-SPCL)S
t
v(SPCH-SOMI)S
t
v(SPCL-SOMI)S
Cycle time, SPICLK
Pulse duration, SPICLK high (clock polarity = 0)
Pulse duration, SPICLK low (clock polarity = 1)
Pulse duration, SPICLK low (clock polarity = 0)
Pulse duration, SPICLK high (clock polarity = 1)
Setup time, SPISOMI before SPICLK high (clock polarity = 0)
Setup time, SPISOMI before SPICLK low (clock polarity = 1
Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0)
Valid time, SPISOMI data valid after SPICLK high (clock polarity =
1)
Setup time, SPISIMO before SPICLK high (clock polarity = 0)
Setup time, SPISIMO before SPICLK low (clock polarity = 1)
Valid time, SPISIMO data valid after SPICLK high (clock polarity =
0)
Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1)
8t
c(LCO)
0.5t
c(SPC)S
- 10
0.5t
c(SPC)S
- 10
0.5t
c(SPC)S
- 10
0.5t
c(SPC)S
- 10
0.125t
c(SPC)S
0.125t
c(SPC)S
0.75t
c(SPC)S
0.75t
c(SPC)S
0.5t
c(SPC)S
0.5t
c(SPC)S
0.5t
c(SPC)S
0.5t
c(SPC)S
14
17
18
21
t
su(SIMO-SPCH)S
t
su(SIMO-SPCL)S
t
v(SPCH-SIMO)S
35
35
ns
ns
ns
22
0.5t
c(SPC)S
t
v(SPCL-SIMO)S
0.5t
c(SPC)S
ns
(1)
(2)
(3)
The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
t
= SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1)
Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 25-MHz MAX, master mode receive 12.5-MHz MAX
Slave mode transmit 12.5-MHz MAX, slave mode receive 12.5-MHz MAX.
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
(4)
Electrical Specifications
107
相關(guān)PDF資料
PDF描述
TMS320C6211PYP167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211PQ150 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211PQ120 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211PQ100 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320VC5421PGE DIGITAL SIGNAL PROCESSOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320DM643GDK600 制造商:Rochester Electronics LLC 功能描述:VIDEO/IMAGING FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk
TMS320DM643GNZ500 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 500MHZ 4000MIPS 548FCBGA - Trays
TMS320DM643GNZ600 制造商:Rochester Electronics LLC 功能描述:VIDEO/IMAGING FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk 制造商:Texas Instruments 功能描述:
TMS320DM6441AZWT 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DaVinci Dig Media SOC RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320DM6441BZWT 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DaVinci Dig Media Sys-on-Chip RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT