參數(shù)資料
型號: TMS320C6727BGDH275
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: Floating-Point Digital Signal Processors
中文描述: 浮點數(shù)字信號處理器
文件頁數(shù): 89/114頁
文件大?。?/td> 1030K
代理商: TMS320C6727BGDH275
www.ti.com
TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720
Floating-Point Digital Signal Processors
SPRS370–SEPTEMBER 2006
Table 4-34. Additional
(1)
SPI Slave Timings, 5-Pin Option
(2)(3)
NO.
MIN
MAX
UNIT
Required delay from SPIx_SCS asserted at slave to first
SPIx_CLK edge at slave.
25
t
d(SCSL_SPC)S
P
ns
Polarity = 0, Phase = 0,
from SPIx_CLK falling
Polarity = 0, Phase = 1,
from SPIx_CLK falling
Polarity = 1, Phase = 0,
from SPIx_CLK rising
Polarity = 1, Phase = 1,
from SPIx_CLK rising
0.5t
c(SPC)M
+ P + 10
P + 10
Required delay from final
SPIx_CLK edge before
SPIx_SCS is deasserted.
26
t
d(SPC_SCSH)S
ns
0.5t
c(SPC)M
+ P + 10
P + 10
Delay from master asserting SPIx_SCS to slave driving
SPIx_SOMI valid
Delay from master deasserting SPIx_SCS to slave 3-stating
SPIx_SOMI
Delay from master deasserting SPIx_SCS to slave driving
SPIx_ENA valid
27
t
ena(SCSL_SOMI)S
P + 10
ns
28
t
dis(SCSH_SOMI)S
P + 10
ns
29
t
ena(SCSL_ENA)S
15
ns
Polarity = 0, Phase = 0,
from SPIx_CLK falling
Polarity = 0, Phase = 1,
from SPIx_CLK rising
Polarity = 1, Phase = 0,
from SPIx_CLK rising
Polarity = 1, Phase = 1,
from SPIx_CLK falling
2P + 15
Delay from final clock receive
edge on SPIx_CLK to slave
3-stating or driving high
SPIx_ENA.
(4)
2P + 15
30
t
dis(SPC_ENA)S
ns
2P + 15
2P + 15
(1)
(2)
(3)
(4)
These parameters are in addition to the general timings for SPI slave modes (
Table 4-28
).
P = SYSCLK2 period
Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.
SPIx_ENA is driven low after the transmission completes if the SPIINT0.ENABLE_HIGHZ bit is programmed to 0. Otherwise it is
3-stated. If 3-stated, an external pullup resistor should be used to provide a valid level to the master. This option is useful when tying
several SPI slave devices to a single master.
Submit Documentation Feedback
Peripheral and Electrical Specifications
89
相關(guān)PDF資料
PDF描述
TMS320F28044GGMA Digital Signal Processor
TMS320F28044GGMQ Digital Signal Processor
TMS320F28044GGMS Digital Signal Processor
TMS320F28044PZQ Digital Signal Processor
TMS320LC545 Digital Signal Processors(20/25ns指令周期, 高性能,大并行度,特殊指令集可有效實現(xiàn)多種復(fù)雜算法及應(yīng)用的DSP)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C6727BGDH300 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Floating-Point DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320C6727BGDH350 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Floating-Point DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320C6727BZDH250 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Floating-Pt Dig RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320C6727BZDH275 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Floating-Point DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320C6727BZDH300 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Floating-Point DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT