參數資料
型號: TMS320C6701MULTICHANNELBUFFERED
元件分類: 數字信號處理
英文描述: 32-Bit Digital Signal Processor
中文描述: 32位數字信號處理器
文件頁數: 62/132頁
文件大?。?/td> 1707K
代理商: TMS320C6701MULTICHANNELBUFFERED
SPRS145G
JULY 2000
REVISED FEBRUARY 2002
62
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
low-power modes
The 240xA has an IDLE instruction. When executed, the IDLE instruction stops the clocks to all circuits in the
CPU, but the clock output from the CPU continues to run. With this instruction, the CPU clocks can be shut down
to save power while the peripherals (clocked with CLKOUT) continue to run. The CPU exits the IDLE state if
it is reset, or, if it receives an interrupt request.
clock domains
All 240xA-based devices have two clock domains:
1.
CPU clock domain
consists of the clock for most of the CPU logic
2.
System clock domain
consists of the peripheral clock (which is derived from CLKOUT of the CPU) and
the clock for the interrupt logic in the CPU.
When the CPU goes into IDLE mode, the CPU clock domain is stopped while the system clock domain continues
to run. This mode is also known as IDLE1 mode. The 240xA CPU also contains support for a second IDLE mode,
IDLE2. By asserting IDLE2 to the 240xA CPU, both the CPU clock domain and the system clock domain are
stopped, allowing further power savings. A third low-power mode, HALT mode, the deepest, is possible if the
oscillator and WDCLK are also shut down when in IDLE2 mode.
Two control bits, LPM1 and LPM0, specify which of the three possible low-power modes is entered when the
IDLE instruction is executed (see Table 11). These bits are located in the System Control and Status
Register 1 (SCSR1), and they are described in the
TMS320LF/LC240xA DSP Controllers Reference Guide:
System and Peripherals
(literature number SPRU357).
Table 11. Low-Power Modes Summary
LOW-POWER MODE
LPMx BITS
SCSR1
[13:12]
CPU
CLOCK
DOMAIN
SYSTEM
CLOCK
DOMAIN
WDCLK
STATUS
PLL
STATUS
OSC
STATUS
FLASH
POWER
EXIT
CONDITION
CPU running normally
XX
On
On
On
On
On
On
IDLE1
(LPM0)
00
Off
On
On
On
On
On
Peripheral
Interrupt,
External Interrupt,
Reset,
PDPINTA/B
IDLE2
(LPM1)
01
Off
Off
On
On
On
On
Wakeup
Interrupts,
External Interrupt,
Reset,
PDPINTA/B
HALT
(LPM2)
[PLL/OSC power down]
1X
Off
Off
Off
Off
Off
Off
Reset,
PDPINTA/B
The Flash must be powered down by the user code prior to entering LPM2. For more details, see the
TMS320LF/LC240xA DSP Controllers
Reference Guide: System and Peripherals
(literature number SPRU357).
other power-down options
240xA devices have clock-enable bits to the following on-chip peripherals: ADC, SCI, SPI, CAN, EVB, and EVA.
Clock to these peripherals are disabled after reset; thus, start-up power can be low for the device.
Depending on the application, these peripherals can be turned on/off to achieve low power.
Refer to the SCSR1 register for details on the peripheral clock enable bits.
相關PDF資料
PDF描述
TMS320C6711-100 Floating-Point Digital Signal Processor
TMS320C6711-150 Floating-Point Digital Signal Processor
TMS320C6711B-100 Floating-Point Digital Signal Processor
TMS320C6711B-150 Floating-Point Digital Signal Processor
TMS320C6711BGFNA100 DSP|32-BIT|CMOS|BGA|256PIN|PLASTIC
相關代理商/技術參數
參數描述
TMS320C6711BFGNA100 制造商: 功能描述: 制造商:undefined 功能描述:
TMS320C6711BGFN100 功能描述:IC FLOATING-POINT DSP 256-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:TMS320C67x 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS320C6711BGFN-100 制造商:Texas Instruments 功能描述:
TMS320C6711BGFN150 功能描述:IC FLOATING-POINT DSP 256-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:TMS320C67x 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,FCBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS320C6711BGFNA-100 制造商: 功能描述: 制造商:undefined 功能描述: