參數(shù)資料
型號： TMS320C57S
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號處理
英文描述： DIGITAL SIGNAL PROCESSORS
中文描述： 數(shù)字信號處理器
文件頁數(shù)： 94/123頁
文件大?。?/td> 1205K
代理商： TMS320C57S
www.ti.com
6.8.2
GPIO - Input Timing
#!
Sampling Window
('%('
&$"
(! &
)!
(A)
GPxQSELn = 1,1 (6 samples)
Sampling Period determined
by GPxCTRL[QUALPRD]
(B)
(D)
t
w(IQSW)
t
w(SP)
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
A.
This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It
can vary from 00 to 0xFF. If QUALPRD = 00, then the sampling period is 1 SYSCLKOUT cycle. For any other value
"n", the qualification sampling period in 2n SYSCLKOUT cycles (i.e., at every 2n SYSCLKOUT cycles, the GPIO pin
will be sampled)..
The qualification period selected via the GPxCTRL register applies to groups of 8 GPIO pins.
The qualification block can take either three or six samples. The GPxQSELn Register selects which sample mode is
used.
In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYSCLKOUT cycles or
greater. In other words, the inputs should be stable for (5 x QUALPRD x 2) SYSCLKOUT cycles. This would ensure 5
sampling periods for detection to occur. Since external signals are driven asynchronously, an 13-SYSCLKOUT-wide
pulse ensures reliable recognition.
B.
C.
D.
Figure 6-9. Sampling Mode
Table 6-13. General-Purpose Input Timing Requirements
MIN
MAX
UNIT
cycles
cycles
cycles
cycles
cycles
QUALPRD = 0
QUALPRD
≠
0
1t
c(SCO)
t
w(SP)
Sampling period
2t
c(SCO)
* QUALPRD
t
w(SP)
* (n
(1)
- 1)
t
w(IQSW)
Input qualifier sampling window
Synchronous mode
With input qualifier
2t
c(SCO)
t
w(GPI)(2)
Pulse duration, GPIO low/high
t
w(IQSW)
+ t
w(SP)
+ 1t
c(SCO)
(1)
(2)
"n" represents the number of qualification samples as defined by GPxQSELn register.
For t
w(GPI)
, pulse width is measured from V
IL
to V
IL
for an active low signal and V
IH
to V
IH
for an active high signal.
6.8.3
Sampling Window Width for Input Signals
The following section summarizes the sampling window width for input signals for various input qualifier
configurations.
Sampling frequency denotes how often a signal is sampled with respect to SYSCLKOUT.
Sampling frequency = SYSCLKOUT/(2 * QUALPRD), if QUALPRD
≠
0
Sampling frequency = SYSCLKOUT, if QUALPRD = 0
Sampling period = SYSCLKOUT cycle x 2 x QUALPRD, if QUALPRD
≠
0
In the above equations, SYSCLKOUT cycle indicates the time period of SYSCLKOUT.
94
Electrical Specifications
相關(guān)PDF資料
PDF描述
TMS320F2806GGMQ Digital Signal Processors
TMS320F2801ZGMQ Digital Signal Processors
TMS320C6711GGU120 Aluminum Electrolytic Radial Lead Low Impedance Capacitor; Capacitance: 1000uF; Voltage: 10V; Case Size: 10x20 mm; Packaging: Bulk
TMS320C6211GHK150 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6711GFN120 Aluminum Electrolytic Radial Lead Low Impedance Capacitor; Capacitance: 2200uF; Voltage: 10V; Case Size: 10x25 mm; Packaging: Bulk
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C5X 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMS320C6000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface with synchronous dynamic memories
TMS320C6000GDP167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6000GDP200 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6000GDP225 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*