
TMS320C242
DSP CONTROLLER
SPRS063B – DECEMBER 1997 – REVISED DECEMBER 1999
34
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
analog-to-digital converter (ADC) module
A simplified functional block diagram of the ADC module is shown in Figure 10. The ADC module consists of
a 10-bit ADC with a built-in sample-and-hold (S/H) circuit. A total of 8 analog input channels is available on the
’C242. Eight analog inputs are provided by way of an 8-to-1 analog multiplexer. Maximum total conversion time
for each ADC unit is 1 s. Reference voltage for the ADC module is 0–5 V and is supplied externally.
Functions of the ADC module include:
The ADC unit can perform single or continuous S/H and conversion operations. When in continuous
conversion mode, the ADC generates two results every 1700 ns (with a 20-MHz clock and a prescale factor
of 1). These two results can be two separate analog inputs.
Two 2-level-deep FIFO result registers
Conversion can be started by software, an external signal transition on a device pin (ADCSOC), or by
certain event manager events.
The ADC control register is double-buffered (with a shadow register) and can be written to at any time. A
new conversion can start either immediately or when the previous conversion process is completed.
In single-conversion mode, at the end of each conversion, an interrupt flag is set and the peripheral interrupt
request (PIRQ) is generated if it is unmasked/enabled.
The result of previous conversions stored in data registers will be lost when a third result is stored in the
2-level-deep data FIFO.
A/D overview
The “pseudo” dual ADC is based around a 10-bit string/capacitor converter with the switched capacitor string
providing an inherent S/H function. (Note: There is only one converter with only one inherent S/H circuit.) This
peripheral behaves as though there are two analog converters, ADC #1 and ADC #2, but in fact, it uses only
one converter. This feature makes the A/D software compatible with the C240’s A/D and also allows two values
(e.g., voltage and current) to be converted almost simultaneoulsy with one conversion request. V
CCA
and V
SSA
pins must be connected to 5 V and analog ground, respectively. Standard isolation techniques must be used
while applying power to the ADC module.
The ADC module, shown in Figure 10, has the following features:
Up to 8 analog inputs, ADCIN00–ADCIN07. The results from converting the inputs ADCIN00–ADCIN07 are
placed in one of the ADCFIFO results registers (see Table 10). The digital value of the input analog voltage
is derived by:
Input Analog Voltage
Digital Value
1023
V
REFLO
V
REFHI
V
REFLO
Almost simultaneous measurement of two analog inputs, 1700 ns apart
Single conversion and continuous conversion modes
Conversion can be started by software, an internal event, and/or an external event.
V
REFHI
and V
REFLO
(high- and low-voltage) reference inputs
Two-level-deep digital result registers that contain the digital vaules of completed conversions
Two programmable ADC module control registers (see Table 10)
Programmable clock prescaler
Interrupt or polled operation
A